


Motionpack FD Model 1 DESCRIPTIVE INFORMATION

YASKAWA MOTION CONTROLLER EXTENSION SYSTEM 1





INTRODUCTION

This Manual describes the functions and specifications of the Motionpack FD series model 1 (extension system 1).

The Motionpack FD series model 1 (extension system 1) is added with the builtin sequencer board (JAMP-S130) to the basic system model 0. The built-in sequencer and M-NET interface can be used in addition to the basic functions of the Motionpack FD series.

In this manual, M-NET interface and the built-in sequencer that is added to the model 1 is described.

For the funcions and specifications of the Motionpack FD series, refer to "Motionpack FD Series USER'S MANAUL" SIE-C883-1.1.

CONTENTS

	Page
	Page
	······
1. Motionpack FD SERIES MODEL 1 ·····	·
1:1 SYSTEM CONFIGURATION ·····	•
1.2 SPECIFICATIONS OF MODEL 1 ·····	
1.3 MODEL 1 PARAMETER SETTING	
2. OUTLINE OF BUILT-IN SEQUENCER ······	
2.1 PERIPHERAL DEVICES	
2.2 SPECIFICATIONS ······	••••••7
3. BEFORE USING BUILT-IN SEQUENCER ······	
3.1 TECHNICAL TERMS ······	
3.2 BUILT-IN SEQUENCER SYSTEM CONFIGURATION	
3.3 ADDRESS MAP ·····	
3.4 RELATIONS BETWEEN I/O SIGNALS AND ADDRE	SS · · · · · · · · 15
4. BUILT-IN SEQUENCER INSTRUCTIONS	
5. EXPLANATIONS OF BUILT-IN SEQUENCER INST	RUCTIONS 18
5.1 RELAY INSTRUCTIONS	
5.2 CONTROL INSTRUCTIONS	
5.3 TIMER AND COUNTER INSTRUCTIONS	
5.4 REGISTER INSTRUCTIONS	
6. LOGIC PROGRAM EDITING ······	
6.1 LOGIC PROGRAM EDITING	
6.2 FORMAT OF ORIGINAL LADDER FILE ······	
6.3 FORMAT OF LIST FORMAT FILE	
6.4 CONNECTION WITH PERSONAL COMPUTER ····	
7. CHECKING LOGIC ·····	
7.1 CHECKING LOGIC PROGRAM SYNTAX	

CONTENTS (Cont'd)

CONTENTS (Cont'd)	
	Page
8. STORING LOGIC PROGRAM IN ROM ·····	-
8.1 CONNECTING TO PROM WRITER ·····	• •
8.2 PROCEDURE FOR STORING LOGIC PROGRAM INTO ROM	
9. FIXED I/O SIGNALS ·····	
9.1 FIXED INPUT SIGNALS ·····	
9.2 FIXED OUTPUT SIGNALS ·····	
10. EXTERNAL DATA SETTING AND INTERNAL DATA READ-OUT	
10.1 SIGNALS ·····	56
10.2 I/O MAP (INTERNALLY-FIXED ADDRESS) ·····	
10.3 EXTERNAL DATA SETTING SEQUENCE ·····	
10.4 INTERNAL DATA READ-OUT SEQUENCE ·····	
11. EXTERNAL COMPENSATION ·····	· ·
11.1 SPECIFICATIONS OF COMPENSATION DATA	
11.2 ABSOLUTE VALUE COMPENSATION ·····	
11.3 INCREMENTAL VALUE COMPENSATION	
11.4 COMPENSATION CLEAR ·····	
11.5 DATA INPUT	••••• 64
11.6 EXECUTION OF EXTERNAL COMPENSATION ·····	
11.7 INTERRUPTION DURIING COMPENSATION	
11.8 OFFSET VALUE ±MAX. REACH·····	
12. M-NET INTERFACE ······	
12.1 SPECIFICATIONS OF M-NET INTERFACE	
12.2 DATA SIGNAL CONNECTION	
12.3 SETTING ·····	
12.4 PARTS ARRANGEMENT AND FUNCTIONS	
13. I/O SIGNAL LIST	••••• 72
13.1 MAIN CONTROLLER FIXED INPUT SIGNALS	
13.2 MAIN CONTROLLER FIXED OUTPUT SIGNALS	
13.3 BUILT-IN SEQUENCER INPUT SIGNALS	

CONTENTS (Cont'd)

Page

INDEX


	Subject	Chapte	er Secti	ion No.	Page
Α	ABSOLUTE VALUE COMPENSATION ······ADDRESS MAP ···································	••• 3	3	.3	• 10
В	BEFORE USING BUILT-IN SEQUENCERBUILT-IN SEQUENCER INPUT SIGNALSBUILT-IN SEQUENCER INSTRUCTIONSBUILT-IN SEQUENCER OUTPUT SIGNALSBUILT-IN SEQUENCER SYSTEM CONFIGURATION	···· 3 ···· 13 ···· 4 ···· 13	····· 1 ····· 1	3.3	· 8 · 78 · 16 · 79
C	CHECKING LOGIC CHECKING LOGIC PROGRAM SYNTAX COMPENSATION CLEAR CONNECTING TO PROM WRITER CONNECTION WITH PERSONAL COMPUTER	··· 7 ··· 7 ··· 11	····· 7. ···· 1	.1 1.4 .1	· 50 · 50 · 64 · 51
	CONNECTION WITH PERSONAL COMPUTER Counter Assignment Table CONTROL INSTRUCTIONS	·· A-3 ·· 13	•••••• 1:	3.5.2 • • • •	• 90 • 81
D	DATA INPUT DATA SIGNAL CONNECTION DIMENSIONS in mm (in inches)	·· 11 ·· 12	····· 1	1.5 ····· 2.2 ·····	• 64 • 67
E	ENVIRONMENT EXPLANATIONS OF BUILT-IN SEQUENCER INSTRUCTIONS EXTERNAL COMPENSATION EXTERNAL DATA SETTING AND INTERNAL DATA READ-OUT EXTERNAL DATA SETTING FUNCTION	··A-1 ·· 5 ·· 11 ·· 10	· · · · · · · · · · · · · · · · · · · ·	••••••	· 87 · 18 · 63 · 56
	EXTERNAL DATA SETTING SEQUENCE ······ EXTERNAL OF EXTERNAL COMPENSATION ·····	•• 10	10).3	· 59
F	FIXED I/O SIGNALS FIXED INPUT SIGNALS FIXED OUTPUT SIGNALS FORMAT OF LIST FORMAT FILE FORMAT OF ORIGINAL LADDER FILE	·· 9 ·· 9 · ·· 9 ·	9. 	1 · · · · · · · · · · · · · · · · · · ·	· 53 · 53 · 55 · 47
1 	I/O MAP (INTERNALLY-FIXED ADDRESS) I/O SIGNAL LIST I/O SIGNAL SPECIFICATIONS INCREMENTAL VALUE COMPENSATION INTERNAL DATA READ-OUT SEQUENCE	·· 10·· ·· 13 ·· 13 · ·· 11 ·	····· 10 ····· 13 ···· 11		57 72 82 64
	INTERRUPTION DURING COMPENSATION	• 11 •	11	.7	65
L	LOGIC PROGRAM EDITING	•• 6 •	••••• 6.1	· · · · · · · · · · ·	46 46

INDEX (Cont'd)

	Subject	Chapter	Section No.	Page
M	MAIN CONTROLLER FIXED INPUT SIGNALS MAIN CONTROLLER FIXED OUTPUT SIGNALS M-NET INTERFACE MODEL 1 PARAMETER SETTING Motionpack FD SERIES MODEL 1	··· 13 ··· ··· 12 ··· ··· 1 ·· ··· 1 ··	···· 13.2 ····	···· 75 ··· 66 ··· 3 ··· 1
0	OFFSET VALUE MAX. REACH ······ OPERATION PROCEDURES ······ OUTLINE OF BUILT-IN SEQUENCER ·····	···A-2 ·	• • • • • • • • • • • • • •	••• 88
Ρ	PARTS ARRANGEMENT AND FUNCTIONS PERIPHERAL DEVICES PERSONAL PROGRAM LIST PROCEDURE FOR STORING LOGIC PROGRAM INTO ROM	···· 2 ··· ···· A-4 ·	•••• 2.1 ••••	···· 6 ··· 91
R	REGISTER INSTRUCTIONS RELATIONS BETWEEN I/O SIGNALS AND ADDRESS RELAY INSTRUCTIONS	3	•••• 3.4 •••••	••• 15
S	SETTING SIGNALS SPECIFICATIONS SPECIFICATIONS OF COMPENSATION DATA SPECIFICATIONS OF M-NET INTERFACE	···· 10 ··· ··· 2 ··· ··· 11 ···	10.1 · · · · · 2.2 · · · · · 11.1 · · · ·	···· 56 ···· 7 ···· 63
	SPECIFICATIONS OF MODEL 1 ······ STORING LOGIC PROGRAM IN ROM ······ SYSTEM CONFIGURATION ·····	8 .		••• 51
Т	TECHNICAL TERMS TIMER AND COUNTER INSTRUCTIONS TIMER AND COUNTER LIST Timer Assignment Table	···· 3 ··· ··· 5 ···	····· 3.1 ····· ···· 5.3 ····· ···· 13.5 ····	···· 8 ···· 23 ···· 80

1. Motionpack FD SERIES MODEL 1

1.1 SYSTEM CONFIGURATION



1.2 SPECIFICATIONS OF MODEL 1

The following table shows the functions that can be used for the model 1, compared with those of the basic system.

Item	Basic System (Model 0)	Extension System (Model 1)
Туре	CMPR-FD 🗌 B0 🗌	CMPR-FD 🗌 B1 🗌
Hardware	Basic section	Basic section + PLC board
Built-in PLC	Not available	Available
Solid Tap	Not available	Not available
No. of Programs	Up to 16	Up to 32
No. of Program Blocks	Up to 1000	Up to 1000
Standard I/O	I/O = 24/24	I/O = 24/24
Extended I/O	Not available	I/O = 24/24
M-NET Interface	Not available	Used (Y-mode, T-mode)
Spindle Reference	Analog reference ±10 V S-reference possible	Analog reference $\pm 10 \text{ V}$ S-reference possible
No. of Indirect Registers	R01 to R99	R01 to R99
Indirect Register Data Setting Method	Programmer	Programmer External Data Setting
External Data Setting	Not available	Available
Coordinate Compensation	Provided (T1 to T9)	Provided (T1 to T9)
External Compensation	Not available	Available

Table 1.2 Specifications of Model 1

1.3 MODEL 1 PARAMETER SETTING

Set the model 1 the following parameters which are added to the basic system, if necessary.

Pr. No.	Name (Range/Unit)	Change		Descr	iption	
			$\Pr{150} = \square$	Baud Rate S	Setting	
				Set Value	Baud Rate	
				0	4.8 kbps	
				1	9.6 kbps	
				2	19.2 kbps	
				3	38.4 kbps	
		÷		M-NET Inte	rface Setting	
D 450	M-NET Interface			Set Value	M-NET	
Pr150	Setting	Р		0	Not provided	
				1	T-type	
				2	Y-type	
			EXAMPLE 1) P EXAMPLE 2) P	r150 = 21 : Y	1-NET not provi 7-type provided 1-NET Baud rat	

Table 1.3 Additional Parameters for Model 1

1.3 MODEL 1 PARAMETER SETTING (Cont'd)

Pr. No.	Name (Range/Unit)	Change	Description
	Transmission Points Setting RSW1	Р	The following three conditions are set to Pr151. (1) No. of discrete input data transmission points (RSW1) (2) No. of discrete output data transmission points (RSW2) (3) No. of register data transmission points (RSW3) Pr151 is expressed in 5-decimal digit. Pr151 =
Pr151	RSW1 No. Dl (Point) 0 0 1 8 2 16 3 24 4 32 5 40 6 48 7 56 8 64 9 72 10 80 11 88 12 96 13 104 14 120 15 128	DO No	Decomposition No. RI RO No. of Connectable Slave Stations $2 3 4 5 6 7$ $1 2 3 4 5 6 7$ $1 2 3 4 5 6 7$ I I </td


Table 1.3 Additional Parameters for Model 1 (Cont'd)

Pr. No.	Name (Range/Unit)	Change	Description
Pr152	Keep-memory Heading Address (4800 to 5999/)	P	The heading address of keep-memory on the address map is set to Pr152. EXAMPLE 1) Pr152 = 5400 : #5400 to #5999 are the keep memory (keep registers).
Pr153	Built-in Sequencer Provided/Not Provided	Р	Whether the built-in sequencer is provided or not is set to Pr153. Pr153 = t 0 : Not provided 1 : Provided

Table 1.3 Additional Parameters for Model 1 (Cont'd)

2. OUTLINE OF BUILT-IN SEQUENCER

2.1 PERIPHERAL DEVICES



2.2 SPECIFICATIONS


Function Control Method		Specifications				
		Stored program scanning method				
Scan Time		$8 \times N \text{ ms} (N: 1 \text{ or above})$ automatic setting				
Processing	Commands for Relays	1.5 μs/step				
Time	Commands for Registers	3 to several hundred μ s/step				
	Commands for Relays	11 types				
	Commands for Control	9 types				
Types of Commands	Commands for Timer	2 types				
	Commands for Counter	2 types				
	Commands for Register	46 types				
Sequence Capacity		30 kbytes, approx. 7000 steps				
Number of I/O Points		Input: 48 points (standard 24 points, extended 24 points) Output: 48 points (standard 24 points, extended 24 points) 128 points each for I/O when M-NET interface is used.				
	Timer	100 timers (#4600 to #4699)				
	Counter	100 counters (#4700 to #4799)				
Internal	Internal Relay	Up to 9600 points (#4800 to #5999)*				
Memory	Internal Register	Up to 1200 registers (#4800 to #5999)*				
	Keep-memory	Internal relays or internal register area can be set to holding hocked up memory.				
Programming		Transferred to built-in sequencer after programming by personal computer.				

Table 2.1 Specifications of Built-In Sequencer

* #4800 to #5999 can only be used as internal relays or internal registers.

3. BEFORE USING BUILT-IN SEQUENCER

3.1 TECHNICAL TERMS




#48000

l is set in the carry register if a carry or borrow arises from addition or subtraction. The carry register cannot be incorporated in the stack register. Therefore, the status of the previous carry cannot be stored.


Use the carry register to prevent losing carry information.

3.2 BUILT-IN SEQUENCER SYSTEM CONFIGURATION



NOTE: Standard I/O data are taken in by the main controller section and transmitted to the built-in sequencer section.


3.3 ADDRESS MAP



Keep memory: This is a battery-backed up memory in which data are kept after power is turned off. Set timer and counter constants in this area. The range of keep memory is determined with a parameter. Set the beginning address of keep memory to parameter # 152. (Example) When 5400 is set for parameter Pr152: #5400 to #5999 are assigned to keep memory or keep register.

Relay, Register: The relay and register areas in the built-in sequencer are used for both relays and registers. Determine the relay and register areas upon use.

- (1) Addresses for input signals from machine (#4200 to #4202: Standard input signal, #4210 to 4210: Extended input signal) These addresses are assigned to input signals from push buttons and limit switches on the machine operation panel and distribution board. Each signal is specified by a set of an address number and a bit number (#EXERTED). This assignment must be performed by the user.
 - (a) One bit of address #4200 corresponds to one input signal.
- (b) The actual address number and bit number are determined by which pin of which I/O connector the input signal is connected to. (Example)



For details, see Section 13 "I/O SIGNAL LIST".


(c) The input signal at address #4200 is represented by the following symbols:

00	<u>1</u> 8
#42 EEEE	#42 [][]][]
(NO Contact)	(NC Contact)

- (d) This address area can be used by a register type command using address numbers only.
- (2) Addresses for output signals to machine (#4300 to #4302: Standard output signal, #4310 to #4312: Extended output signal)

These addresses are assigned to output signals to lamps and solenoids on the machine operation panel and distribution board. Each signal is specified by a set of an address number and a bit number (# CENTER). This assignment must be performed by the user.

- (a) One bit of address #4300 corresponds to one output signal.
- (b) The actual address number and bit number are determined by which pin of which connector on the I/O board the output signal is connected to.



For details, see Section 13 "I/O SIGNAL LIST".

3.3 ADDRESS MAP (Cont'd)

: / -

(c) The output signal at address #4300 is represented by the following symbols:

Contact

©		<u>-</u>
#43 EEE	#43 []][][]	#43 [][[]] (NC Contact)
Con	(NO Contact)	(NC Contact)

- (d) This address area can be used by a register instruction by using address numbers only.
- (3) Addresses for input signals from main controller (#4500 to #4529) Seen from the main controller, these addresses are for output signals from the main controller to the built-in sequencer.

(Example) Address No. + bit No. assigned to M-BCD signal

 (a) One bit of address #4500 corresponds to one input signal. For details, see Section 13 "I/O SIGNAL LIST".
 (Example)

	7	-6	5	4	. 3	2.	1	··· 0	- Bit no.
#4500	EP ALM	G 34	OFM	OFR	INCD	STL	SALM	MRDY	

(b) The input signal at address #4500 is represented by the following symbols:

	<u>}</u> t
#45 []][]]	#45 [][][]
(NO Contact)	(NC Contact)

- (c) This address area can be used by a register instruction if by using address numbers only.
- (4) Addresses for output signals to main controller (#4000 to #4029)

Seen from the main controller, these addresses are for input signals from the built-in sequencer to the main controller.

(Example) Address No. + bit No. assigned to EDIT signal

(a) One bit of address #4000 corresponds to one output signal.

(Exam	pie) 7	6	5	4	3	2	1 .	0.	- Bit no.
#4000	ZRN	-JS	+ J S	JSPD	HANDLE	JOG	PLAY	EDIT	
For de	tails, se	e Sectio	on 13 "I	/O SIGI	NAL LI	ST".		· .	.

(b) The output signal at address #4000 is represented by the following symbols:

Contact

 •••
 •••
 •••

 #40 [][]][]
 #40 [][][]]
 #40 [][][]]

 Coil
 (NO Contact)
 (NC Contact)

- (c) This address area can be used by a register instruction by using address numbers only.
- (5) Addresses for timers (#4600 to #4699)

These addresses are assigned to timers. The addresses are used in timer instructions.


- (a) One address number corresponds to one timer.
- (b) Available timers are listed in the following table:

Table 3.1 Time Unit and Number of Timers

Address No.	Number of Timers	Time Unit
#4600 to #4619	20	8 ms
#4620 to #4649	30	50 ms
#4650 to #4679	30	100 ms
#4680 to #4689	10	1 s
#4690 to #4699	10	1 min

Value 0 to 255 can be set for each timer.


(c) An example of timer symbols is shown in the following:



(6) Addresses for counters (#4700 to #4799)

These addresses are assigned to counters. The addresses are used in counter instructions.

- (a) One address number corresponds to one counter.
- (b) An example of counter symbols is shown in the following:
 - (Example)




3.3 ADDRESS MAP (Cont'd)

(7) Addresses for internal relays (#4800 to #5999)


These addresses are assigned to internal relays for the built-in sequencer for generating logic programs. Each relay is assigned to a set of an address number and a bit number.

(a) One bit of address #4800 corresponds to one internal relay.

(Example)



(b) An internal relay and the contact are represented by the following symbols:




- (c) This address area can be used by a register instruction by using address numbers only.
- (d) An internal relay assigned in the keep memory area works as a keep relay.
- (8) Addresses for internal registers (#4800 to #5999)

These address numbers are assigned to internal 1 byte (8 bit) register.

(a) One address corresponds to one 1 byte register.


(Example) # 4800 ________ Write a register name.

(b) The address number itself is the representation symbol of a register.




- (c) A register assigned in the keep memory works as a keep register.
- (d) A double-length register is specified by the address number of the lower byte.

3.4 RELATIONS BETWEEN I/O SIGNALS AND ADDRESS



NOTE Selection of built-in sequencer is set in parameter Pr153. Pr153 (D0) must be set to 1 to use built-in sequencer.

Otherwise, built-in sequencer is impossible to cannot be use.



4. BUILT-IN SEQUENCER INSTRUCTIONS

Re	alay Instructions	Function
D LD	#×××××	Load
2 LD-NOT	$\# \times \times \times \times \times$	NOT
3 AND	#×××××	AND
AND-NOT	#×××××	AND-NOT
5 OR	# ×××××	OR
6 OR-NOT	#×××××	OR-NOT
⑦ STR	$\# \times \times \times \times \times$	Store result and load
8 STR-NOT	#×××××	Store result and load NOT
9 AND-STR		AND with stored result
10 OR-STR		OR with stored result
1) OUT	# ×××××	Output result to relay

Table 4.1 Relay Instructions

Table 4.2 Control Instructions

	Control Instructions	Function
1	NOP	No operation
2	MCR	Master control relay
3	END	End of master control relay
4	RET	End of sequence
5	RTI	Conditional end of sequence
6	SET	Set result
\overline{O}	RST	Clear result
8	STC	Set carry
9 .	CLC	Clear carry

Table 4.3 Timer and Counter Instructions

• •	Timer and Counter Instr	uctions Function
D TI	$\mathbf{M} \# \times \times \times \times \times \times \mathbf{H}$	Fixed timer
2 TI	$MR \texttt{\#} \times \times \times \times, \ \texttt{\#} \triangle \triangle \triangle$	Variable timer
3 C	$\mathbf{NI} \# \times \times \times \times, \ \times \times \mathbf{H}$	Fixed counter
4) C	$NT \# \times \times \times \times, \ \# \triangle \triangle \triangle$	Variable counter

	Register Instructions	Function
① CMR	# × × × ×	Invert byte register
2 CMRW	# × × × ×	Invert word register
3 ADI	# × × × × , × × H	Add binary constant
4 ADD	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Add byte register
5 ADC	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Add byte register with carry
6 ADDW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Add word register
⑦ ADCW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Add word register with carry
8 DAD	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Add 2-digit BCD
9 DADS	# × × × × , # △ △ △ , # 0000	Add any-even-number-of-digit BCD
10 SBI	$\# \times \times \times \times, \times \times H$	Subtract binary constant
1 SUB	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Subtract byte register
12 SBB	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Subtract byte register with carry
(3) SUBW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Subtract word register
(4) SBBW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Subtract word register with carry

		Register Instructions	Function
(15)	DSB	$\# \times \times \times \times$, $\# \triangle \triangle \triangle$	Subtract 2-digit BCD
(6)	DSBS	# × × × ×, #ΔΔΔΔ, #0000	Subtract any-even-number-of-digits, BCD
$\underline{0}$	MULW	$\# \times \times \times \times$, $\# \triangle \triangle \triangle$	Word $*$ byte \rightarrow word .
18	MULD	$\# \times \times \times \times$, $\# \triangle \triangle \triangle$	Word $*$ word \rightarrow double word
19	DIVW	$# \times \times \times \times, # \triangle \triangle \triangle$	Word/byte \rightarrow word
20	ANI	$\# \times \times \times \times, \times \times H$	Binary constant AND byte register
. 🕘	ANR	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Byte register AND byte register
22	ORI	$# \times \times \times \times, \times \times H$	Binary constant OR byte register
23	ORR	$\# \times \times \times \times$, $\# \triangle \triangle \triangle$	Byte register OR byte register
2	SAL	$# \times \times \times \times, \times \times H$	Byte register arithmetic left shift
25	SAR	$\# \times \times \times \times, \times \times H$	Byte register arithmetic right shift
<u>26</u>	SALW	$# \times \times \times \times, \times \times H$	Word register arithmetic left shift
<u></u>	SARW	$\# \times \times \times \times, \times \times H$	Word register arithmetic right shift
	MVI	$\# \times \times \times \times, \times \times H$	Byte register, constant transfer
	MVIW	$# \times \times \times \times, \times \times \times \times H$	Word register, constant transfer
30	MOV	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Data transfer between byte registers
31	MOVS	# × × × ×, #ΔΔΔΔ, #0000	Data transfer between two sets of registers
32	DST	$# \times \times \times \times$, $\# \triangle \triangle \triangle$, $\# \times \times H$	Constant And byte register, and result transfer
33	DSTW	$# \times \times \times \times$, $# \triangle \triangle \triangle$, $# \times \times \times \times H$	Constant AND word register, and result transfer
	DIN	$\# \times \times \times \times$, $\# \triangle \triangle \triangle$, $\# \times \times H$	Byte register data selection
	DEC	$# \times \times \times \times \times H$	Unconditional data match detection
36	C01	$# \times \times \times \times, \times \times H$	Data match detection
37	COR	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Byte register contents match detection
38	CORW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Word register contents match detection
39	СМР	$# \times \times \times \times, \times \times H$	Unconditional data comparison
40	CPI	$# \times \times \times \times, \times \times H$	Data comparison
(1)	CPR	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Byte register contents comparison
42	CPRW	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Word register contents comparison
43	BCD4	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Conversion from binary to 4-digit BCD
44	BCD8	$# \times \times \times \times, # \triangle \triangle \triangle$	Conversion from binary to 8-digit BCD
45	BIN4	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Conversion from 4-digit BCD to binary
46	BIN8	$\# \times \times \times \times, \# \triangle \triangle \triangle$	Conversion from 8-digit BCD to binary

Table 4.4 Register Instructions (Cont'd)

Table 4.5 Special Instruction

Special Instruction	Function
① POPR	Operation error result set
② ERROR	Download error information


5. EXPLANATIONS OF BUILT-IN SEQUENCER INSTRUCTIONS

5.1 RELAY INSTRUCTIONS

- (1) LD (load) {RR!}
 - (a) Format: LD <u>#XXXXX</u>

- Relay Example #42000

- (b) This instruction reads status (1 or 0) of a contact and sets it to RR.
- (c) This instruction is used on normally open (NO) contact.



- (2) LD-NOT (load not) {RR}
 - (a) Format: LD NOT #XXXXX


- Relay Example #42001 #54120

- (b) This instruction reads status (1 or 0) of an inverted contact and sets it to RR.
- (c) This instruction is used on normally closed (NC) contact.

Α	В	C	LD-NOT #42001	
	<u>_</u>		AND-NOT #54120	
# 42001	# 54120	# 43001	OUT #43001	

(3) AND {RR}


- (a) Format: AND <u>#XXXXX</u> _____ Relay
- (b) This instruction performs AND operation with the contents of RR and a contact (NO contact), then stores the result (1 or 0) to RR.




(4) AND-NOT {RR}

(a) Format: AND-NOT $\frac{\#XXXXX}{4}$


(b) This instruction performs AND operation with the contents of RR and an inverted contact (NC contact), then stores the result to RR.



- (5) OR {RR|}
- (a) Format: OR <u>#XXXXX</u> _____Relay
- (b) This instruction performs OR operation with the contents of RR and a contact (NO contact), then stores the result to RR.



- (6) OR-NOT {RR}
 - (a) Format: OR-NOT <u>#XXXXX</u> ______Relay
 - (b) This instruction performs OR operation with the contents of RR and an inverted contact (NC contact), then stores the result to RR.




-Relay

(b) This instruction stores the contents of RR then executes the LD instruction.



(c) This instruction is used at NO contact.




- (8) STR-NOT {RR}
- (a) Format: STR-NOT #XXXXX


-----Relay

5.1 RELAY INSTRUCTIONS (Cont'd)


(b) This instruction stores the contents of RR then executes the LD-NOT instruction.



- (9) AND-STR {RR}
- (a) Format: AND-STR
- (b) This instruction performs AND instruction with the contents of RR and stack STO, then stores the result to RR. Contents of the remaining stacks are shifted to the left as shown in the following:



- (10) OR-STR {RR}
 - (a) Format: OR-STR
- (b) This instruction performs OR instruction with the contents of RR and stack STO, then stores the result to RR.




(11) OUT {RR**‡**}

(a) Format: OUT #XXXXX

Relay


(b) This instruction writes operation results to relays.



5.2 CONTROL INSTRUCTIONS

- (1) NOP (No operation) {RR-}
- (a) Format: NOP
- (b) This instruction directs the computer to only proceed to the next step. This instruction does not affect the contents of RR.
- (2) MCR (Master control) {RR-}
- (a) Format: MCR
- (b) If RR before MCR is 1, this instruction releases the sequence ladder between MCR and EWD is executed.

If RR before MCR is 0, this instruction writes 0 to all relays before END.



LD	#4800

1

AND	#48002
MCR	

If contacts X1 and X2 are off, 0 is output to internal relays, Z1, Z2, and Z3.

LD -	#48003
OUT	#49000
LD	#48004
OUT	#49001
LD	#48005
OUT	#49002
END	

- (c) Between MCR and END, other MCR and END can be added. (The maximum nesting level is seven.)
- (d) If a timer or counter instruction is included in MCR, the timer or counter is cleared when MCR is off.
- (e) An auto retention circuit can be incorporated in MCR, but the output from the auto retention circuit automatically becomes off (0) when MCR is off.
- (3) END (Master control end) {RR-}
- (a) Format: END
- (b) This instruction indicates the end of master control.

5.2 CONTROL INSTRUCTIONS (Cont'd)

- (4) RET (Return) {RR-}
- (a) Format: RET
- (b) This instruction indicates the end of the sequence program.
- (5) RTI (Return indirect) {RR-}
- (a) Format: RTI
- (b) If RR before the RTI instruction is 1, the computer executes the RET instruction. If RR before the RTI instruction is 0, the next step is executed.
- (6) SET {RR-}
 - (a) Format: SET
 - (b) This instruction sets RR to 1.



- (7) RST (Reset) $\{RR = 0\}$
- (a) Format: RST
- (b) This instruction resets RR to 0.
- (8) STC (Set carry) {RR-}
- (a) Format: STC
- (b) This instruction sets the carry to 1.

(9) CLC (Clear carry) {RR-}

- (a) Format: CLC
- (b) This instruction clears carry to 0.

5.3 TIMER AND COUNTER INSTRUCTIONS


(1) TIM (Fixed timer) $\{RR \text{ time up} = 1\}$

(a) Format: TIM #XXXX, XXH

Timer set time Timer set address (#4600 to #4699)

- (b) If ACT before the TIM instruction is 1, the timer starts count-up and when the set time has elapsed, the result RR is set to 1. The RR is 0 until the time elapses. If ACT before the TIM instruction is 0, the timer is reset and the result RR is cleared to 0.
- (c) Time can be set in the range of 0 to 255 in decimal number. The instruction must be written in hexadecimals.
- (d) There are five types of timers as listed in the table:

Address	Туре	Qty
#4600 to #4619	Set value 1 equals to 8 ms.	20
#4620 to #4659	Set value 1 equals to 50 ms.	30
#4660 to #4679	Set value 1 equals to 100 ms.	30
#4680 to #4689	Set value 1 equals to 1 s.	10
#4690 to #4699	Set value 1 equals to 1 min.	10




NOTE 1. Do not use duplicated address for fixed and variable timers.

- 2. Time error is the time set unit of the timer. Use a small-scale timer when precision is required.
- (2) TMR (Variable timer) {RR time up = 1}
- (a) Format: TMR #XXXX, #XXXX

Timer constant set register address Timer address (#4600 to #4699)

- (b) If ACT before the TMR instruction is 1, the timer starts count-up and when the set time has elapsed, the result RR is set to 1. The RR is 0 until the time elapses. If ACT before the TMR instruction is 0, the timer is reset and the result RR is cleared to 0.
- (c) Time can be set by a decimal number from 0 to 255.
- (d) Time address must be set in the keep memory area.
- (e) Similar to the TIM instruction, five types of timers are available. The duplicated timer address cannot be shared by the TIM and TMR instructions.




5.3 TIMER AND COUNTER INSTRUCTIONS (Cont'd)

(3) CNI (Fixed down counter) {RR count up = 1}

- (a) Format: LD #XXXXX + Counter input STR #XXXXX + Reset input CNI <u>#XXXX, XXH</u> COUNTER preset value Counter address (#4700 to #4799)
- (b) If the reset input (RES) is 1, the counter is preset and RR is reset to 0. Count-down is started when the counter input (ACT) rises from 0 to 1. When the count becomes to 0, RR is set to 1. After that, if ACT changes from 1 to 0, RR is reset to 0.

After the count is reduced to 0, if ACT changes from 0 to 1 before RES goes to 1, the counter is preset from 0 to 255.


(c) Counter preset value range is from 0 to 255 (decimals). The instruction must be written in hexadecimals.



- (4) CNT (Variable down counter) {RR count up = 1}
- (a) Format: LD #XXXXX + Counter input STR #XXXXX + Reset input CNT #XXXX, XXXX

L---- Counter constant set register address ----- Counter address (#4700 to #4799)

- (b) If the reset input (RES) is 1, the counter is preset and RR is reset to 0. Count-down is started when the counter input (ACT) rises from 0 to 1. When the count becomes to 0, RR is set to 1. After that, if ACT changes from 1 to 0, RR is reset to 0.
 - After the count is reduced to 0, if ACT changes from 0 to 1 before RES goes to 1, the counter is preset from 0 to 255.
- (c) Counter preset value range is from 0 to 255 (decimals).
- (d) Counter constant set register address must be selected in the keep memory area.
- (e) The duplicated counter address cannot be shared by the CNI and CNT instructions.




5.4 REGISTER INSTRUCTIONS

- (1) CMR (Complement register) {RR-}
- (a) Format: CMR <u>#XXXX</u>

----- Register address

- (b) If RR immediately before CMR is 1, the contents of the register are inverted. If RR immediately before CMR is 0, the CMR instruction is not executed.
- (c) A contact must be placed before CMR.



(2) CMRW (Complement word register) {RR-}

This instruction is the same as CMR except that the contents of a double-length register are to be inverted.


- (3) ADI (Add immediate) {RR-}
- (a) Format: ADI $\frac{\#XXXX}{X}$, $\frac{XXH}{X}$

Numeric value (hexadecimals) ——Register address

- (b) If RR immediately before ADI is 1, the numeric value is added to the contents of the register, then the result is stored in the register. This instruction does not affect the contents of RR or CARRY. If RR immediately before ADI is 0, the ADI instruction is not executed.
- (c) A contact must be placed before ADI.

(4) ADD (Add register) {RR-}

- (b) If RR immediately before ADD is 1, the contents of register R1 are added to that of register R2, then the result is stored in register R2.
 This instruction does not affect the contents of register R1, RR or CARRY. If RR immediately before ADD is 0, the ADD instruction is not executed.
- (c) A contact must be placed before ADD.



5.4 REGISTER INSTRUCTIONS (Cont'd)


(5) ADC (Add register with carry) {RR:

{RR**‡**, CARRY**‡**}

(a) Format: ADC #XXXX, #XXXX

Augend register (R2) Addend register (R1)

- (b) If RR immediately before ADC is 1, the contents of register R1 and CARRY are added to that of register R2, then the result is stored in register R2. If a carry arises from the addition, RR and CARRY are set to 1. This instruction does not affect the contents of register R1. If RR immediately before ADC is 0, the ADC instruction is not executed.
- (c) A contact must be placed before ADC.



(6) ADDW (Add word register) {RR-}

(a) Format: ADDW #XXXX, #XXXX


Lower byte of double-length register (WR2)

Lower byte of double-length register (WR1)

(b) If RR immediately before ADDW is 1, the contents of double-length register WR1 are added to that of double-length register WR2, then the result is stored in double-length register WR2. This instruction does not affect the contents of double-length register WR1, RR or CARRY.

If RR immediately before ADDW is 0, the ADDW instruction is not executed.

(c) A contact must be placed before ADDW.




- (7) ADCW (Add word register with carry) {RR1, CARRY1}
- (a) Format: ADCW #XXXX, #XXXX

Lower byte of double-length register (WR2)

----Lower byte of double-length register (WR1)

- (b) If RR immediately before ADCW is 1, the contents of double-length register WR1 and CARRY are added to that of double-length register WR2, then the result is stored in double-length register WR2. If a carry arises from the addition, RR and CARRY are set to 1. This instruction does not affect the contents of double-length register WR1. If RR immediately before ADCW is 0, the ADCW instruction is not executed.
- (c) A contact must be placed before ADCW.



5.4 REGISTER INSTRUCTIONS (Cont'd)

(8) DAD (Decimal add register) {RR‡, CARRY‡}


(a) Format: DAD #XXXX, #XXXX

L____Augend register (R2) ——Addend register (R1)


(b) If RR immediately before DAD is 1, the contents of register R1 (decimals) are added to that of register R2 (decimals), then the result is stored to register R2.If a carry arises from the addition, RR and CARRY are set to 1.

If RR immediately before DAD is 0, the DAD instruction is not executed.

(c) A contact must be placed before DAD.



Decimal 2-digit Operation




- (9) DADS (Decimal add register string) {RR‡, CARRY‡}
- (a) Format: DADS #XXXX, #XXXX #XXXX

Operation repetition number register (R3) Augend first register (R2) Addend first register (R1)

(b) If RR immediately before DADS is 1, the contents of a specified number of consecutive registers beginning with register R1 are added to the contents of the corresponding number of registers beginning with register R2. The number of additions is set in register R3. The additions are performed on the decimal basis.
If a carry arises in the last register, RR and CARRY are set to 1. If RR immediately before DADS is 0, the DADS instruction is not executed.

- LD #48510 DADS # 4920, # 4880. # 4820 DADS #4920, #4880, #4820 # 48510 If a content of #4820 is "4" (Decimal 8-digit Operation) # 4883 # 4882 # 4881 #4880 # 4923 # 4922 # 4921 # 4920 CARRY CARRY CARRY CARRY # 4883 # 4882 # 4881 #4880 (10) SBI (Subtract immediate) $\{RR-\}$ (a) Format: SBI #XXXX, XXH -Numeric value (hexadecimals) Register address (b) If RR immediately before SBI is 1, the numeric value is subtracted from the contents of the register, then the result is stored in the This instruction does not affect the contents of RR or register. CARRY. If RR immediately before SBI is 0, the SBI instruction is not executed. (c) A contact must be placed before SBI. LD #48510 SBI #4880, 20 H SBI #4880, 20H #48510(11) SUB (Subtract register) $\{RR-\}$ (a) Format: SUB #XXXX, #XXXX
 - _____ Minuend register (R2) _____Subtrahend register (R1)
- (b) If RR immediately before SUB is 1, the contents of register R1 are subtracted from that of register R2, then the result is stored in register R2.This instruction does not affect the contents of RR or CARRY. If RR immediately before SUB is 0, the SUB instruction is disregarded.
- (c) A contact must be placed before SUB.




(12) SBB (Subtract register with borrow) {RR, CARRY}

(a) Format: SBB <u>#XXXX</u>, <u>#XXXX</u>

L---- Minuend register (R2) Subtrahend register (R1)

- (b) If RR immediately before SBB is 1, the contents of register R1 and CARRY are subtracted from those of register R2, then the result is stored in register R2. If a borrow arises from the subtraction, RR and CARRY are set to 1. This instruction does not affect the contents of register R1. If RR immediately before SBB is 0, the SBB instruction is not executed.
- (c) A contact must be placed before SBB.




(a) Format: SUBW #XXXX, #XXXX

Lower byte of double-length register (WR2)

-Lower byte of double-length register (WR1)

(b) If RR immediately before SUBW is 1, the contents of double-length register WR1 are subtracted from those of double-length register WR2, then the result is stored in double-length register WR2. This instruction does not affect the contents of RR or CARRY. If RR immediately before SUBW is 0, the SUBW instruction is not executed.

(c) A contact must be placed before SUBW.




- (14) SBBW (Subtract word register with borrow) {RR1, CARRY1}
- (a) Format: SBBW #XXXX, #XXXX

Lower byte of double-length register (WR2) —Lower byte of double-length register (WR1)

(b) If RR immediately before SBBW is 1, the contents of double-length register WR1 and CARRY are subtracted from those of double-length register WR2, then the result is stored in double-length register WR2.
 If a borrow arises from the subtraction, RR and CARRY are set to 1.

If RR immediately before SBBW is 0, the SBBW instruction is not executed.


(c) A contact must be placed before SBBW.




- (15) DSB (Decimal subtract) {RR, CARRY}
- (a) Format: DSB #XXXX, #XXXX

└─── Minuend register (R2) ──── Subtrahend register (R1)

- (b) If RR immediately before DSB is 1, the contents of register R1 (decimals) are subtracted from those of register R2 (decimals), then the result is stored in register R2.If a borrow arises from the subtraction, RR and CARRY are set to 1.If RR immediately before DSB is 0, the DSB instruction is not executed.
- (c) A contact must be placed before DSB.



Decimal 2 - digit Operation




(16) DSBS (Decimal subtract string) {RR‡, CARRY‡}
(a) Format: DSBS #XXXX, #XXXX, #XXXX

Operation repetition number register (R3) Minuend register first address (R2) Subtrahend register first address (R1)

(b) If RR immediately before DSBS is 1, the contents of a specified number of consecutive registers beginning with register R1 are subtracted from the contents of the corresponding number of registers beginning with register R2. The number of subtractions is set in register R3.
If a borrow arises in the last register, RR and CARRY are set to 1. If RR immediately before DSBS is 0, the DSBS instruction is not executed.

- 32 -

(c) A contact must be placed before DSBS.



(17) MULW (Multiply word register) {RR}


(a) Format: MULW #XXXX, #XXXX

Lower byte of double-length multiplicand register (WR2) Multiplier register(R1)

(b) If RR immediately before MULW is 1, the contents of double-length register WR2 are multiplied by that of register R1, then the result is stored in double-length register WR2. This instruction does not affect the contents of register R1 or CARRY.
If no overflow results from the multiplication PR is set to 0. If an overflow results from the multiplication PR is set to 0.

If no overflow results from the multiplication, RR is set to 0. If an overflow results from the multiplication, RR is set to 1.

(c) A contact must be placed before MULW.



Signs of the operands are ignored.


(18) MULD (Multiply word register) {RR-}


(a) Format: MULD <u>#XXXX</u>, <u>#XXXX</u>

Lower byte of double-length register (WR2)

-Lower byte of double-length register (WR1)

- (b) If RR immediately before MULD is 1, the contents of double-length register WR1 are multiplied by that of WR2, then the result is stored using double-length registers WR1 and WR2. This instruction does not affect the contents of RR or CARRY. If RR immediately before MULD is 0, the MULD instruction is not executed.
- (c) A contact must be placed before MULD.






(a) Format: DIVW $\frac{\#XXXX}{\uparrow}$ $\frac{\#XXXX}{\uparrow}$


Lower byte of divident register (WR2) — Divisor register (R1)

- (b) If RR immediately before DIVW is 1, the contents of double-length register WR2 are divided by that of register R1, then the result is stored in double-length register WR2. Signs of the operands are disregarded. After the division, RR changes to 0. If the divisor is 0, RR remains 1. This instruction does not affect the contents of register R1 or CARRY. If RR immediately before DIVW is 0, the DIVW instruction is not executed.
- (c) A contact must be placed before DIVW.



- 34 -

- (20) ANI (And immediate) {RR-}
- (a) Format: ANI <u>#XXXX</u>, <u>XXH</u> <u>L</u> Numeric value (hexadecimals) Register
- (b) If RR immediately before ANI is 1, the numeric value and the contents of the register are ANDed, then the result is stored in the register.
 This instruction does not affect the contents of RR or CARRY.
 If RR immediately before ANI is 0, the ANI instruction is not executed.
- (c) A contact must be placed before ANI.



	D7	D6	D5	D4	D3	D2	D1	D0
Register	0	0	1	1	0	0	1	1
Numeric Value	1	0	1	0	1	0	1	0
Result	0	0	1	0	0	0	1	0

(21) ANR (Adn register) {RR-}

- (a) Format: ANR <u>#XXXX</u>, <u>#XXXX</u> Operand register (R2) Operand register (R1)
- (b) If RR immediately before ANR is 1, the contents of registers R1 and R2 are ANDed, then the result is stored in register R2. This instruction does not affect the contents of register R1, RR or CARRY.

If RR immediately before ANR is 0, the ANR instruction is not executed.

(c) A contact must be placed before ANR.

ł.

		ANR	# 4000 # 4000] .	LD	#48510	
I		ANK	# 4920, # 4880		ANR	#4920,	#4880
I	# 48510			•		" 1720 ,	11000

	D7	D6	D5	D4	D3	D2	D1	D0
Register (R2)	0	0	1	1	0	0	1	1
Register (R1)	0	1	0	1	0	1	0	1
Result (R2)	0	0	0	1	0	0	0	1

- (22) ORI (Or immediate) {RR-}
- (a) Format: ORI <u>#XXXX</u>, <u>XXH</u> Numeric value (hexadecimals) Register
- (b) If RR immediately before ORI is 1, the numeric value and the contents of the register are ORed, then the result is stored in the register.

This instruction does not affect the contents of RR or CARRY. If RR immediately before ORI is 0, the ORI instruction is not executed.

(c) A contact must be placed before ORI.

		OR I	# 4880, 55H]		LD ORI	#48510 #4880,55H
# 48	510				1		•••

	D7	D6	D5	D4	D3	D2	D1	D0
Register (R2)	0	0	1	1	0	0	1	1
Numeric Value	0	1	0	1	0	1	0	1
Result	0	1	1	· 1	0	1	1	1

⁽²³⁾ ORR (Or register) $\{RR-\}$

(a) Format: ORR #XXXX, #XXXX

United Control of Cont

(b) If RR immediately before ORR is 1, the contents of the registers R1 and R2 are ORed, then the result is stored in the register R2. This instruction does not affect the contents of register R1, RR or CARRY.


If RR immediately before ORR is 0, the ORR instruction is not executed.


(c) A contact must be placed before ORR.

			1	TD	#48510	
	ORR	# 4920, # 4880	· .			
	OKK	# 4920, # 4000		ORR	#4920, #4	880
# 48510			•	1		

	· D7	D6	D5	- D4	D3	D2	D1	D0
Register (R2)	0	0	0	1	0	0	0	1
Register (R1)	1	0	1	. 0	1	0	1	0
Result (R2)	1	÷ 0	1	1	1	0	1	1

- (24) SAL (Shift left) {RR , CARRY }
 (a) Format: SAL <u>#XXXX</u>, <u>XXH</u>
 _____Numeric value (hexadecimals)
 _____Register
- (b) If RR immediately before SAL is 1, the contents of the register are shifted to the left for the numeric value. If data "1" overflows from the register after shifting, RR and CARRY are set to 1. If RR immediately before SAL is 0, the SAL instruction is not executed.
- (c) A contact must be placed before SAL.






- (25) SAR (Shift right) {RR, CARRY]
- (a) Format: SAR <u>#XXXX</u>, <u>XXH</u> Regist

L---- Numeric value (hexadecimals) Register

- (b) If RR immediately before SAR is 1, the contents of the register are shifted to the right for the numeric value. If data "1" overflows from the register after shifting, RR and CARRY are set to 1. If RR immediately before SAR is 0, the SAR instruction is not executed.
- (c) A contact must be placed before SAR.



- 37 -

{RR, CARRY} (26) SALW (Shift left word register) This instruction is the same as SAL except a double-length register is to be shifted to the left instead of an 8-bit register. {RR, CARRY; } (27) SARW (Shift right word register) This instruction is the same as SAR except a double-length register is to be shifted to the right instead of an 8-bit register. (28) MVI (Move immediate) {RR-} (a) Format: MVI #XXXX, XXH -Numeric value (hexadecimals) - Register (b) If RR immediately before MVI is 1, the numeric value is transferred to the register. This instruction does not affect the contents of RR or CARRY. If RR immediately before MVI is 0, the MVI instruction is not executed. (c) A contact must be placed before MVI. LD #48510 MV Ì # 4880. 0A5H MVI #4880. 0A5H # 48510 (29) MVIW (Move immediated word register) $\{RR-\}$ This instruction is the same as the MVI instruction except that the constant is to be transferred to a double-length register instead of to an 8-bit register. (30) MOV (Move register) $\{RR-\}$ (a) Format: MOV #XXXX, #XXXX -Operand register (R2) -Operand register (R1) (b) If RR immediately before MOV is 1, the contents of register R1 are transferred to register R2. This instruction does not affect the contents of register R1, RR or CARRY. The registers (R1 and R2) may be one byte consisting of a set of I/O relays. If RR immediately before MOV is 0, the MOV instruction is not executed. (c) A contact must be placed before MOV. LD #48510

MOV # 4920, # 4880 # 48510 MOV # 4920, # 4880

(31) MOVS (Move string) {RR-} (a) Format: MOVS <u>#XXXX</u>, <u>#XXXX</u>, <u>#XXXX</u>, <u>#XXXX</u> Operation repetition number register (R3) Operand first register (R2) Operand first Register (R1)

- (b) If RR immediately before MOVS is 1, the contents of a specified number of consecutive registers beginning with register R1 are transferred to the corresponding number of registers beginning with register R2. The number of subtractions is set in register R3. This instruction does not affect the contents of RR, CARRY, or consecutive registers beginning with R1. If RR immediately before MOVS is 0, the MOVS instruction is not executed.
- (c) A contact must be placed before MOVS.

If # 4820 is "04"

(R 1)	# 4920	 # 4880	(R 2)
	# 4921	 # 4881	
i	# 4922	 # 4882	
	# 4923	 # 4883	

(32) DST (Data store) {RR-}

Operand register (R2) Operand register (R1)

(b) If RR immediately before DST is 1, the numeric value and the contents of register R1 are ANDed, then the result is stored in register R2.
This instruction does not affect the contents of register R1, RR or CARRY.
If RR immediately before DST is 0, the DST instruction is not executed.

(c) A contact must be placed before DST.

# 48510	#	4920.	# 4880,	0 FH				LD DST	#48510 #4920, #4880, OFH
	D7	D6	D5	D4	D3	D2	D1	D0	A: 1 or 0
Register (R1)	Α	A	A	A	A	A	A	A	A. 1 01 0
Numeric Value	0	0	0	0	1	1	. 1	1	
Register (R2)	0	0	0	0	A	Α	Α	A	

(33) DSTW (Data store word register) {RR-}

This instruction is the same as the DST instruction except that this instruction is used for double-length registers (WR1 and WR2) instead of for registers (R1 and R2).

- (34) DIN (Data insert) $\{RR-\}$
- (a) Format: DIN #XXXX, #XXXX, XXH

-Numeric value (hexadecimals) -Operand register (R2) - Operand register (R1)

(b) If RR immediately before DIN is 1, the inverted numeric data and the contents of register R1 are ANDed, then the result and the contents of register R1 are ORed.

The last result is stored in register R2.

This instruction does not affect the contents of register R1, RR or CARRY.

If RR immediately before DIN is 0, the DIN instruction is disregarded.

(c) A contact must be placed before DIN.

				-			
	ſ	DIN	# 1000 # 1000 0 FIT		LD	#48510	1
1		DIN	#4920, #4880, 0FH			#4920, #4	000 050
	# 48510			-	DIN	#4760, #4	000, UFII


	D7	D6	D5	D4	D3	D2	D1	D0
Register (R1)	А	A	Α	A	A	A	A	A
Register (R2)	В	. B	В	В	В	В	В	В
Numeric Value	0	0	0	0	1	1	1	· 1
Result	В	В	В	В	Α	A	A	A

A:1 or 0. B:1 or 0.

- (35) DEC (Decode) {RR|}
- (a) Format: DEC <u>#XXXX</u>, <u>XXH</u> _____Numeric value (hexadecimals) Register
- (b) The contents of the register are compared to the numeric value. If they match, RR is turned to 1.
 The DEC instruction is executed regardless of the status of RR immediately before it.
 This instruction does not affect the contents of registers or CARRY.
- (c) Contacts must not be added before DEC. To add a contact, use the COI instruction.
 - DEC #4880, 0BH #48300 DEC #48510, 0BH 0UT #48300
- (36) COI (Coincide immediate) {RR}
- (a) Format: COI <u>#XXXX</u>, <u>XXH</u> _____ Numeric value (hexadecimals) Register
- (b) If RR immediately before COI is 1, the contents of the register are compared to the numeric value. If they match, RR is turned to 1. If not, RR is turned to 0.

This instruction does not affect the contents of registers or CARRY. If RR immediately before COI is 0, the COI instruction is disregarded.


(c) A contact must be placed before COI.



- (37) COR (Coincide register) {RR}
- (a) Format: COR <u>#XXXX,</u> <u>#XXXX</u>

Register (R2) Register (R1)

- (b) If RR immediately before COR is 1, the contents of registers R2 and R1 are compared to the numeric value. If they match, RR is turned to 1. If not, RR is turned to 0. This instruction does not affect the contents of CARRY or registers R1 and R2. If RR immediately before COR is 0, the COR instruction is disregarded.
- (c) A contact must be placed before COR.



(38) CORW (Coincide word register) {RR}


This instruction is the same as the COR instruction except that this instruction is used for matching double-length registers (WR1 and WR2) instead of registers (R1 and R2).

- (39) CMP (Compare) {RR}
 - (a) Format: CMP #XXXX, XXH

 (b) The contents of the register are compared to the numeric value. If register contents ≥ numeric value, RR is turned to 1. If register contents < numeric value, RR is turned to 0. The CMP instruction is executed regardless of the status of RR immediately before it.

This instruction does not affect the contents of registers or CARRY.

(c) Contacts must not be added before CMP. To add a contact, use the CPI instruction.



- (40) CPI (Compare immediate) {RR}
 - (a) Format: CPI <u>#XXXX</u>, <u>XXH</u>


Numeric value (hexadecimals) - Register

(b) If RR immediately before CPI is 1, the contents of the register are compared to the numeric value.

If register contents \geq numeric value, RR is turned to 1.

If register contents < numeric value, RR is turned to 0.


- This instruction does not affect the contents of registers or CARRY. If RR immediately before CPI is 0, the CPI instruction is disregarded.
- (c) A contact must be placed before CPI.



- (41) CPR (Compare register) {RR}
- (a) Format: CPR #XXXX, #XXXX

Register (R2) Register (R1) (b) If RR immediately before CPR is 1, the contents of registers R2 and R1 are compared to the numeric value.
If R1 ≥ R2, RR is turned to 1.
If R1 < R2, RR is turned to 0.
This instruction does not affect the contents of CARRY or registers R1 and R2.
If RR immediately before CPR is 0, the CPR instruction is disregarded.

(c) A contact must be placed before CPR.



(42) CPRW (Compare word register) {RR]}

This instruction is the same as the CPR instruction except that this instruction is used for making comparison between double-length registers (WR1 and WR2) instead of between registers (R1 and R2).

- (43) BCD4 (Binary to 4 digits BCD) {RR}
- (a) Format: BCD4 #XXXX, #XXXX

Operation result first register (R2) —— Operation first register (R1)

(b) If RR immediately before BCD4 is 1, hexadecimal data are read from two consecutive bytes beginning with register R1, converted into a 4digit BCD code, and stored to two consecutive bytes beginning with register R2.


If the converted BCD code consists of five or more digits (which occurs when register R1 contains 2710H or greater value), the data are not converted and RR is set to 1.

If the converted BCD code consists of four or less digits, RR is set to 0.

The sign of the data is disregarded.

This instruction does not affect the contents of register R1 or CARRY. If RR immediately before BCD4 is 0, the BCD4 instruction is disregarded.

(c) A contact must be placed before BCD4.



(44) BCD8 (Binary to 8 digits BCD) {RR}

(a) Format: BCD8 #XXXX, #XXXX

Deration result first register (R2) — Operation first register (R1)

(b) If RR immediately before BCD8 is 1, hexadecimal data are read from four consecutive bytes beginning with register R1, converted into an 8-digit BCD code, and stored to four consecutive bytes beginning with register R2.


If the converted BCD code consists of nine or more digits (which occurs when register R1 contains 05F5E100H or greater value), the data are not converted and RR is set to 1.


If the converted BCD code consists of eight or less digits, RR is set to 0.

The signs of the data are disregarded.

This instruction does not affect contents of register R1 or CARRY. If RR immediately before BCD8 is 0, the BCD8 instruction is disregarded.

(c) A contact must be placed before BCD8.






(45) BIN4 (4 digits BCD to binary) {RR}

(a) Format: BIN4 #XXXX, #XXXX

Operation result first register (R2) Operation first register (R1)

(b) If RR immediately before BIN4 is 1, the 4-digit BCD code stored in two consecutive bytes beginning with register R1 is read, converted into binary data, and stored to two consecutive bytes beginning with register R2.
The signs of the data are disregarded.
If conversion is impossible (because of an invalid BCD input), the data are not converted and RR is set to 1.
If the data are converted normally, RR is set to 0.
This instruction does not affect the contents of register R1 or CARRY.

(c) A contact must be placed before BIN4.




(46) BIN8 (8 digits BCD to binary) {RR}

This instruction is the same as the BIN4 instruction except that this instruction converts an 8-digit BCD code into binary data instead of a 4-digit BCD code.

- (47) POPR (POP RR) {RR}
- (a) Format: POPR
- (b) This instruction is used next to a register instruction by which the contents of RR are changed.

This instruction enables the use of the operation result of a line stored in RR on the next line.

(c)



As shown in the figure above, the POPR instruction can be used as the first instruction on a line. In this example, the POPR instruction enables the use of RR contents in the logic program when an overflow in ADC occurs and RR and CARRY are set to 1.

(48) ERROR (ERROR) {RR}

(a) If an error occurs when a ladder program is down-loaded to the built-in sequencer, the ERROR information is stored in the middle of the ladder.
 When this file is up-loaded the message "ERROR" is inserted in place

of the instruction that could not be analyzed at download.

6. LOGIC PROGRAM EDITING

6.1 LOGIC PROGRAM EDITING

The personal computer is used when a logic program is edited.

Personal computer programs are required for logic program transfer between the personal computer and the Motionpack, which must be supplied by the users. Refer to the attached material for the typical reference programs made by YASKAWA.

A file to be created for the first time by the personal computer is called "original ladder file". While, a file that is uploaded from the built-in sequencer after the "original ladder file" is downloaded to the built-in sequencer is called "list format file". Attention must be paid for editing the files since the "original ladder file" and "list format file" have different formats.

6.2 FORMAT OF ORIGINAL LADDER FILE

A file to be created for the first time by the personal computer is called "original ladder file" and its format is as described below:

- (1) When the original ladder file is created, enter $\mathcal{CORG} \oslash$ at the head of the ladder program.
 - (Example)

% 🖒 ······ Ladder file start ······ Original file symbol ORG 🖉 LD #42080 🖉 #45011 🖓 AND-NOT ······ Ladder program #43030 OUT #42082 LD : % 🕗 ······ Ladder file end

- (2) Enter a command to the left without any space. Nothing can be entered before a command.
- (3) When a space is provided between lines, use \triangleleft return key.
- (4) Depress the TAB key between a command and address. The space key cannot be used. When the TAB key is depressed, control it so that TAB code (09) can be output without fail.
- (5) After an address is entered, depress 🖉 return key.
- (6) Do not fail to enter $\frac{1}{2} \swarrow$ at the end of the ladder program.
- (7) 🗸 indicates (CR, LF). In downloading the LF code is disregarded.

6.3 FORMAT OF LIST FORMAT FILE

A ladder file that is uploaded from the built-in sequencer of the Motionpack FD is called "list format file" and its format is as described below:

- (1) ORG is not provided for ladder files output from the Motionpack FD.
- (2) The following commands are output with the net number and two spaces provided before the commands:

LD, LD-NOT, NOP, RET, SET, RST, STC, CLC, DEC, CMP, POPR

The above commands can be the head of one net.

- (3) A line without any net number is provided with six spaces before the command and the command is output from 6th column.
- (4) Spaces are also provided between a command and address. The number of spaces is determined so that the address can start from the 15th column from the head.
- (5) When a net number is added, the return code is also added before the number.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 S 2 0 8 لے 0 ш ш ц ц ц А N D - N O T ц # 4 5 0 1 1 🖉 3 ٥ 3 0 2 Z : ÷

ے ······Space code راج ·····Return code

(6) When this list format file is edited, the TAB key cannot be used. Provide a space by using the space key. This list format file is a fixed format. (A command is output from the 7th column and an address from the 15th column. A space is provided in the space code.)

A wrong format cannot download the file.

- (7) As described above, a list format file has a net number. When it is downloaded, this information is not input to the Motionpack FD built-in sequencer.
- (8) When a file is transferred from the built-in sequencer to the personal computer, the LF code is added to the CR code.


6.4 CONNECTION WITH PERSONAL COMPUTER

Either 5CN or 6CN of the Motionpack FD is used for connection with the personal computer.

After the power supply is turned on, either 5CN or 6CN (whichever has received a transmission request first) opens the port to enable the Motionpack FD to transmit with the personal computer.


If the power supply is turned on with the exclusive-use programmer connected to 5CN, 5CN is ready to be used. This is because the exclusive-use programmer sends a transmission request automatically after the power supply is turned on. Therefore, when the status where the programmer is used is used is switched to the personal computer, it is convenient to connect it using 5CN.

- (1) Connection Diagrams
 - (a) When 5CN is used



NOTE: Cable length between the PC-9801 and Motionpack must be 1 m or less.

(b) When 6CN is used



(2) Transmission Conditions

Set the personal computer transmission conditions as shown below:

- Transmission speed: 9600 bps
- Bit length: 8 bits
- Stop bit: 1 bit
- Parity: Provided, even-number parity
 - XON/OFF control: Provided
 - Shift control: Not provided
 - Transmission port: RS-232 port

7. CHECKING LOGIC

7.1 CHECKING LOGIC PROGRAM SYNTAX

Built-in sequencer checks the logic program syntax and displays the following error codes.

Error Code	Error Type	Cause
01	Syntax error	-
02	I/O or register number error	An invalid number is used. (Available addresses are from #4000 to #5999.)
03	Upload error	The file could not be up-loaded because of lost memory.
04	Memory overflow	The ladder is too long to download.

Table 7.1 Error Codes of Built-in Sequencer



The error code is issued when download fails. The built-in sequencer replaces the ladder instruction

where the error occurred with an error instruction.

When the list file is up-loaded, the error code appears in the list.

Correct the error marked with the code and down-load the file again.

8. STORING LOGIC PROGRAM IN ROM

8.1 CONNECTING TO PROM WRITER

The ADVANTEST or Minato Electronics PROM writer is recommended.

Prepare a cable for connecting the PROM writer and the personal computer.

(1) Connection Diagram

	T PROM Writer	Minato PROM Writer				
PC-9801	PROM writer	PC-9801	PROM write			
FG 1	1 FG	FG 1	1 FG			
TXD 2	2 TXD	TXD 2	2 TXD			
RXD 3	~ 3 RXD	RXD 3	3 RXD			
RTS 4	-4 RTS	RTS 4	-4 RTS			
CTS 5	5 CTS	CTS 5	L _{5 CTS}			
GND 7		GND 7	7 GND			


(2) Communication Conditions

Set the PROM writer as follows. To set otherwise, match the communication condition setting between the personal computer and the PROM writer.

- · Communication speed: 9600 bps
- Bit length: 8 bits
- Stop bit: 1 bit
- Parity: Not used
- XON/XOFF control: Used
- · Shift control: Not used

8.2 PROCEDURE FOR STORING LOGIC PROGRAM INTO ROM

Observe the following flowchart:



9. FIXED I/O SIGNALS 9.1 FIXED INPUT SIGNALS

No. A	Address	Name	Description										
				Same as standard input signals. Signal names are shown below.									
				Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Re- marks
1	#4000 to			#4000	ZRN	-JS	+JS	JSPD	HANDLI	JOG	PLAY	EDI	r
	#4002			#4001	PGSL4	PGSL3	PGSL2	PGSL1	MFIN	G34F	SBLK	PGS	r
				#4002		SVON	ESP6	ESP5	INC8/9	-INC	+INC	ERS	
			Data	nally-s length Bit Address	is fix		4 byte	es. D4	D3	D2	D1	D0 F	Remarks
			Data	length	is fix	ed in						000 H	Exter- nally
2	#4010 to #4013		Data	length Bit Address	is fix D7	ed in D6	. D5	D4	D03	D02]	D01 I	000 H r s 010 H	Exter-
-	to		Data	length Bit Address #4010	is fix D7 D07	ed in D6 D06	D5	D4 D04	D03 D13	D02]	D01 I D11 I	D00 I r S D10 F r s D20 F	Exter- nally set-data Exter- nally

Table 9.1 Fixed Input Signals

9.1 FIXED INPUT SIGNALS (Cont'd)

No.	Address	Name	Description																		
		· · ·		iable nu cated in				giste	r nun	nbers o	ffset i	numb	ers are								
3	3 #4014	Variable Number (N7 to N0)		Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks								
			-	#4014	N7	N6	N5	N4	N3	N2	N1	N0	Variable nos.								
				<u></u>		±															
				Bit	D7	D6	D5	D.4	D3	D2	D1	D0	Remarks								
				#4015		IN/ OUT	INC/ ABS	POS		RESV'D	OFS	REG									
				Address	Name	e		-	De	escriptic	n ,										
			-	#40150	REG	Inc			data	indicate ister da	d by e	xtern	al								
•				#40151	OFS	+				indicate set data		xtern	al								
4	#4015	* *		#40152	RE- SERVE							÷									
												#40154	POS	set	Indicates that data indicated by external setting data are position data.						· · · · · · · · · · · · · · · · · · ·
•				#40155	INC/ ABSIndicates the type of compensation data. OFF: Absolute value compensation ON: Incremental value compensation					a.											
			#40156 IN/ OUT Indicates external data input or output. OFF: External data output request ON: External data input request						•												
				#40157	REQ	Tu		s ON		lata I/O externa			fer is								

Table 9.1 Fixed Input Signals (Cont'd)

9.2 FIXED OUTPUT SIGNALS

No.	Address	Name	Description												
	Same as standard output sign Signal names are shown belo								;nals. ow.						
			Address		,	D6	D5	D4	D3	D2	D1	D0	Re- marks		
1	#4500 to		#4500	EPA	LM C	3 34	OFM	OFR	INCD	STL	SALM	MRDY			
	#4502		#4501	M5		A56	M55	M54	M53	M52	M51	M50			
			#4502	BAL	MN	/130	PSW4	PSW3	PSW2	PSW1	CLD	M58			
			Data set to	extern	alde	vico						· · · · · · · · · · · ·			
			Data length	is fix											
	•		Address	D7	D6	D	5 D	4 D	3 C	2 0	D1 D	0 Rei	narks		
-	#4510		#4510	E07	E06	E)5 E(04 E	03 E	02 E	01 E	00 Ou da	tput ta		
2	to #4513		#4511	E17	E16	El	5 E	14 E	13 E	12 E	11 E	10 Ou da	tput ta		
			#4512	E27	E26	E2	5 E2	24 E2	23 E:	22 E	21 E	20 Ou dat	tput a		
			#4513	E37	E36	E3	5 E3	34 E3	33 E:	32 E	31 E3	30 Ou dat	tput a		
				Ż		.	· · ·	<u>l</u>	I						
			Shows comp data read-ou	letion t.	of ex	tern	al da	ta seti	ing a	nd po	sition				
3	#45147	Read-out completed	Bit Address	D7	D6	D	5 D	4 D	3 D	2 D	1 D	0 Re	marks		
	· ·	completed	#4514	DACK								- C	ontrol		
						1					I				

Table 9.2 Fixed Output Signals

10. EXTERNAL DATA SETTING AND INTERNAL DATA READ-OUT

The Motionpack FD model 1 can set the external data and read out the position data as shown below, by using the built-in PLC function.

- (1) Register data setting (R01 to R99)
- (2) Offset data setting, T_8 and T_9 coordinate system external compensation
- (3) Position data output

10.1 SIGNALS

Data exchange between Motionpack main controller and built-in PLC is performed in sequence by internal output signals.

(1) Controller Side Input Signals

(1) Variable nos. (N₀ to N₆): Specifies variable nos. such as register nos.

- 2 Variable type
 - REG: Specifies register data.
 - OFS: Specifies offset data.
 - POS: Specifies position data.
- ③ I/O IN/OUT: Outputs at OFF, inpus at ON.
- ④ Data I/O request REQ: Requests data I/O execution.
- ⑤ Compensation data type INC/ABS: Absolute value compensation at OFF, incremental value compensation at ON.

(6) Input data (D00 to D37): Inputs external data setting value (fixed to 4 bytes).

- (2) Controller Side Output Signals
- ① Completion signal

DACK: Completion signal of external data setting and position data read-out.

② Output data (E00 to E37): Internal data read-out value (fixed to 4 bytes).

10.2 I/O MAP (INTERNALLY-FIXED ADDRESS)

(1) Input


Address	D7	D6	D5	D 4	D 3	D 2	D 1	DO	Remarks
# 4010	D07	D06	D05	D04	D03	D02	D01	DOO	Exter-
									- nally- set dat
Address	D7	D6	D5	D 4	D3	D 2	D 1	DO	Remarks
# 4011	D17	D16	D15	D14	D13	D12	D11	D10	Exter-
									nally- set data
Address	D7	D 6.	D5	D 4	D3	D2	D1	DO	Remarks
# 4012	D27	D26	D25	D24	D23	D22	D21	D20	Exter-
					-				nally- set dat
Address	D7	D6	D5	D4	D3	D2	D 1	DO	Remarks
# 4013	D37	D36	D35	D34	D33	D32	D31	D30	Exter-
								······	nally- set data
Address	D7	D6	D5	D 4	D3	D2	D 1	DO	Remarks
# 4014	N 7	N6	N5	N 4	N 3	N2	N 1	NO	Variable
									nos.
Address	D7	D6	D5	D4	D3	D2	D 1	DO	Remarks
# 4015	REQ	IN/OUT	INC/ABS	POS		RESV'D	OFS	REG	Variable
		-			······································				type, control

10.2 I/O MAP (INTERNALLY-FIXED ADDRESS) (Cont'd)

(2) Output

Address	D7	D6	D5	D 4	D 3	D2	D 1	DO	Remarks
# 4510	E07	E06	E05	E04	E03	E02	E01	EOO	Output data
			-						uata
· · · ·			1						1.1
Address	D7	D6	D5	D 4	D3	D 2	D1	DO	Remarks
# 4511	E17	E16	E15	E14	E 13	E12	E11	E10	Output
		•.							data
Address	D7	D6	D5	D 4	D3	D2	D1	DO	Remarks
# 4512	E27	E26	E25	E24	E23	E22	E21	E20	Output data
					,				uata
Address	D 7	D6	D5	D 4	D3	D2	D1	DO	Remarks
# 4513	E37	E36	E35	E34	E33	E32	E31	E30	Output
		······································							data
							-		· · · · · · · · · · · · · · · · · · ·
Address	D 7	D6	D.5	D4	D3	D2	D 1	DO	Remarks
# 4514	DACK								Control

10.3 EXTERNAL DATA SETTING SEQUENCE



As shown in the above charts, external setting of data is performed by the built-in sequencer processing and Motionpack FD main controller processing.

It is necessary for users to create ladder program of built-in sequencer processing. In this case, the following shows the external data specification.

10.3 EXTERNAL DATA SETTING SEQUENCE (Cont'd)

External Data Specifications


- (1) The data set externally are stored in the specified register and become data for feeding reference position, speed, torque, etc.
- ② Data length
 - Fixed to 4 bytes 32-bit binary (complement expression of two) input
- 3 Data configuration

```
[Setting data]+[Variable No. (register No.)]+[Variable type REG designation)]
```

④ Data save

Read-in data stored in R01 to R99. At this time, pay attention not to misunderstand the data (eg. position data are used as torque data or speed data) since the register numbers are not individually defined for speed, position and torque data.

10.4 INTERNAL DATA READ-OUT SEQUENCE



10.4 INTERNAL DATA READ-OUT SEQUENCE (Cont'd)

As shown in the above charts, internal data read-out is performed by the built-in sequencer processing and Motionpack FD main controller processing. It is necessary for users to create ladder program of built-in sequencer processing. The following shows the read-out internal data specification.

Internal Data Specifications

- ① Can be read-out by specifying position data, offset data, and register data of variable types.
- ② Data type

32-bit binary (complement expression of two) output

11. EXTERNAL COMPENSATION

Data can be set externally to the offset registers for compensation by the Motionpack FD eternal data setting function.

11.1 SPECIFICATIONS OF COMPENSATION DATA

1) Type

The contents of offset register O_8 or O_9 can be operated. The Motionpack FD compensating function operates the contents of the offset value registers shown below.

Coordinate System	Reference System Current Value		Offset Value Register	
To	A ₀			· · ·
Тι	A ₁	Sı		
T ₂	A2	S₂		
T ₃	A ₃	S3		
T4	A4	S₄	:	
T ₅	A ₅	S ₅		
T ₆	A	S_6		
T ₇	A ₇	S7		
T ₈	A ₈	S ₈	08	O ₈ or O ₉ can be operated
T ₉	A۹	S,	0,	by external compensation.

Compensation is possible in the external compensating function by using O_8 or O_9 .

2 External compensating data

- 3 Data length
 - Fixed to 4 bytes
 - Binary code with signs
- (4) Type of compensation data

There are two types of compensation data: absolute value compensation and incremental value compensation, which are classified by types of variables (#4015-D5) INC/ABS bit.

INC/ABS = OFF: Absolute value compensation INC/ABS = ON.

INC/ABS = ON: Incremental value compensation

11.2 ABSOLUTE VALUE COMPENSATION

In the absolute value compensation, external compensation data become the contents of the specified offset value register $(O_8 \text{ or } O_9)$ without changing.

(Example)

11.3 INCREMENTAL VALUE COMPENSATION

In the incremental value compensation, external compensation data are added to or subtracted from the current value of the specified offset value register (O_8 or O_9).

(Example)

$0_8 = -0300.000$	Incremental value compensation
↓ · · · · · · · · · · · · · · · · · · ·	[-0100.000] is set.
↓	(-0300.000) + (-100.000) = -0400.000
¥	In this case, if the set incremental
↓	value compensation is (+100.000);
$0_8 = -0400.000$	$O_8 = -0200.000.$

11.4 COMPENSATION CLEAR

When [00000.000] is set, the contents of the specified offset value register are cleared to 0. This indicates the same as setting absolute value compensation to 0.

11.5 DATA INPUT

The same as the external data setting function.

11.6 EXECUTION OF EXTERNAL COMPENSATION

External compensation is effective when the Motionpack FD satisfies the following conditions. If the external compensation is not possible, it is necessary to turn off then on the signal after setting becomes possible.

<Conditions>

In AUTO mode and when moving reference pulse is not discharged (at motor stop)

11.7 INTERRUPTION DURING COMPENSATION

When the power supply is turned off during external compensation (DATA SET INT), the data items which have not been compensated for are cleared. The compensation data must be input from the beginning after restart.

11.8 OFFSET VALUE \pm MAX. REACH

As a result of the external compensation, when the contents of the relevant offset value register reach or exceed the maximum compensated value that is set to the parameter (Pm21 or Pm23) in absolute value, "offset value \pm MAX. reach" signal is turned on without performing compensation.

12. M-NET INTERFACE

I/O signals can be input/output through the serial port by M-NET interface. Since it takes some time to transmit signals through the serial port, signals that require a shorter time can be input/output through the normal I/O channels.

12.1 SPECIFICATIONS OF M-NET INTERFACE

Item	Specifi	cations			
Transmission Method	Semi-double method				
Synchronization	Asynchronous method				
Transmission Distance	Up to 100 m (total)				
Bit Configuration	JIS 7-unit system 10-bit (Start 1, data 7, even parity 1, stop 1)				
Parity Check	Vertical parity detection (even parity) Horizontal parity detection (even parity)				
Signal Level	In accordance with EIA standard RS-422				
Transmission Cable	JKEV-SB 0.75 sq. $\times 2^*$ (polyethylene insulation sequence cable with instrumentation paired copper braided shield)				
Internal Consumed Current (Vcc)	+ 5 V, 0.3 A/module				
Transmission Speed	4.8 kbps, 9.6 kbps, 19.2 kbps,	38.4 kbps			
Number of Connected Stations	Slave : 7 stations	· · · · · · · · · · · · · · · · · · ·			
Transmission Mode	T mode	Y mode			
Number of Discrete Transmission Points	256 points Input : 126 points Output : 126 points	256 points Input : 126 points Output : 126 points			
Number of Register Transmission Points		14 sets Input : 7 sets Output : 7 sets			

Table 12.1 Specifications of M-NET Interface

*: JKEV-SB (transmission cable specifications) is a standard of Japan Cable Industrial Association. The following shows the names for makers :

Sumitomo Denki Kogyo : DPEV-SB Fujikura Densen : IPEV-SB Furukawa Denki Kogyo : KPEV-SB

12.2 DATA SIGNAL CONNECTION

(1) Data signal terminals (TM4)

Terminal No.	Signal Name	Contents			
ТМ4-1	+D	Data line (active high)			
TM4-2	-D	Data line (active low)			
TM4-3	SG	Signal line			
ТМ4-4	FG	Frame grounding			

Table 12.2 Data Signal Terminals

(2) Terminators (SW)


The final slave station must be provided with termination processing of transmission lines by connecting the TERM terminal and 0 terminal.

No.	Signal Name	Contents
1	TERM	Terminator
2	0	0 V
3	Dmy	Dummy

Table 12.3 Terminators

(3) Connection

Connect the stations in the crossover method as shown below and perform TERM terminal processing for the final station.



12.3 SETTING

(1) Parameter setting

Set the Motionpack FD parameters.

Pr. No.	Name (Range/Unit)	Change		Descr	iption
			Pr150 =	Baud Rate S	Setting
				Set Value	Baud Rate
				0	4.8 kbps
				1	9.6 kbps
				2	19.2 kbps
				3	38.4 kbps
Pr150	M-NET Interface Setting	. P		M-NET Inte	M-NET
				0	Not provided
				1	T-type
				2	Y-type
			1	Pr150 = 21 :	M-NET not provided Y-type provided M-NET Baud rate 9.6 kbps

Table 12.4 Parameter Setting

	Name	e (Ra	ange/l	Jnit)	Change							
	Transmission P Information Conditions					The following three conditions are set to Pr151. (1) No. of discrete input data transmission points ((2) No. of discrete output data transmission points ((3) No. of register data transmission points (RSW3) Pr151 is expressed in 5-decimal digit. Pr151 =						
			RSW	IRSW	2		RSW3					
		No.	DI (Point)	DO (Point	Slave	Connectable Stations 4 5 6 7	No. RI (Point)(Point) No. of Connectable Slave Stations 1 2 3 4 5 6 7					
		0	0	• 0		1						
		1	8	8								
		2	16	16								
Pr151		3	24	24			3 3 3					
		4	32	32]		4 4 4					
		5	40	40]- !- !- !		5 5 5					
		6	48	48			6 6 6					
		7	56	56			7 7 7					
1		8	64	64			8 Setting Error					
		9	72	72			· · · · · · · · · · · · · · · · · · ·					
		10	80	80			· · · ·					
		11	88	88								
		12	96	96								
		13	104	104								
		14	120	120			·					
		15	128	128								

Table 12.4 Parameter Setting (Cont'd)

12.3 SETTING (Cont'd)

(2) Slave setting

Set the slave numbers by the rotary switch on the built-in sequencer board.


RSW No.	Slave No.	RSW No.	Slave No.
. 0	Default	8	Not used
1	Slave 1	9	Not used
2	Slave 2	A	Not used
3	Slave 3	В	Not used
4	Slave 4	С	Not used
5	Slave 5	D	Not used
6	Slave 6	E	Not used
7	Slave 7	F	Not used

Table 12.5 Slave Setting

Note : Do not any other numbers than those mentioned above.

12.4 PARTS ARRANGEMENT AND FUNCTIONS

(1) Arrangement



(2) Functions

Table 12.6 Parts Functions

	Туре	Name	Contents
Display	LED	READY (green)	Indicates that M-NET interface is in the "READY" status.
		READY (green)In "FERR (red)In Mal ry hS-NoSe [Rbutton orSW1A ca- t SWTERM/0 VTe M ter- inalTM3Fo 10CN 100	Indicates that a transmission error occurs in M-NET interface.
Setting SW	Digital Rotary Switch	S-No	Sets a slave number of built-in sequencer [Refer to Par. 12.3 (2).]
RST	Pushbutton SW for reset	SW1	A transmission error of interface between modules can be reset.
sw	Short- circuit SW	TERM/0 V	Termination processing of transmission lines of M-NET interface. When TERM and 0 V are shortcircuited, a termination resistance is inserted.
	Terminal	ТМЗ	For M-NET interface
Terminal/ connector	Connector		Connector for extended I/O 10CN : Input signal 11CN : Output signal

13. I/O SIGNAL LIST

13.1 MAIN CONTROLLER FIXED INPUT SIGNALS

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4000	ZRN	-JS	+JS	JSPD	HANDLE	JOG	PLAY	EDIT	
			· .						
#4001	PGSL4	PGSL3	PGSL2	PGSL1	MFIN	G34F	SBLK	PGST	
				·*					
#4002		SVON	ESP6	ESP5	INC8/9	-INC	+INC	ERS	
					- X				
#4003									
		-							
#4004									
· · · · · ·									
#4005									-
#4006		-	· · · · ·						4
······									
#4007									
	· · ·								
#4008					• •				
	·	· .		· _		• •		-	
#4009									

Table 13.1 Main Controller Fixed Input Signals

Bi Address	7 1	D6	D5	D4	D3	D2	D1	D0	Remark
#4010	D07	D06	D05	D04	D03	D02	D01	D00	Exter-
									— nally-se data
#4011	D17	D16	D15	D14	D13	D12	D11	D10	Exter-
									- nally-set data
#4012	D27	D26	D25	D24	D23	D22	D21	D20	Exter-
									nally-sei data
#4013	D37	D36	D35	D34	D33	D32	D31	D30	Exter- nally-set data
#4014	N7	N6	N5	N4	N3	N2	NI	N0	Variable numbers
#4014									
#4015	REQ	IN/OUT	INC/ABS	POS		RESV'D	OFS	REG	Variable
									type, Control
#4016									-
			-						-
#4017					-	·			
							•		
#4018									
#4019									

Table 13.1 Main Controller Fixed Input Signals (Cont'd)

13.1 MAIN CONTROLLER FIXED INPUT SIGNALS (Cont'd)

Bit	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4020							-		
#4020								-	·
#4021					· · · · · · · · · · · · · · · · · · ·				
-							•		
#4022									
# TOLL									
#4023	. •								
" 1020									
#4024					:			· · · ·	
	•					· · ·			· · ·
#4025									
#4026								· · · · ·	
	1								
#4027	· .					-			-
				,					
#4028									
				-					
#4029		· · · · · · · · · · · · · · · · · · ·							
· · · ·				<u> </u>					

Table 13.1 Main Controller Fixed Input Signals (Cont'd)

13.2 MAIN CONTROLLER FIXED OUTPUT SIGNALS

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4500	EPALM	G34	OFM	OFR	INCD	STL	SALM	MRDY	
									-
#4501	M57	M56	M55	M54	M53	M52	M51	M50	1
#4502	BALM	M30	PSW4	PSW3	PSW2	PSW1	CLD	M58	
#4503									
#4504									
#4505		· · · · · · · · · · · · · · · · · · ·							
#4506 -									
#4507									
									-
#4508									
#4509 -									

 Table 13.2 Main Controller Fixed Output Signals

13.2 MAIN CONTROLLER FIXED OUTPUT SIGNALS (Cont'd)

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4510	E07	E06	E05	E04	E03	E02	E01	E00	Output Data
	E17	E16	E15	E14	E13	E12	E11	E10	Output
#4511									Data
#4512	E27	E26	E25	E24	E23	E22	E21	E20	Output Data
#4513	E37	E36	E35	E34	E33	E32	E31	E30	Output Data
	DACK						· .		Data
#4514									Control
#4515									
#4516								· · · · · · · · · · · · · · · · · · ·	-
#4517									
#4518]
#4519									-
						<u> </u>	<u> </u>		

Table 13.2 Main Controller Fixed Output Signals (Cont'd)

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4520									
#4521	-					· · · ·			
#4522					÷ .				
#4022									-
#4523									
#4523									
# 4504				· · · ·					
#4524									
#4525				· · · ·					
#4526						- <u>.</u>			
				· · ·					
#4527		• ,							
#4528									
#4529									

Table 13.2 Main Controller Fixed Output Signals (Cont'd)

13.3 BUILT-IN SEQUENCER INPUT SIGNALS

(1) Standard input signals (standard assignment)

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4200	ZRN	-JS	+JS	JSPD	HANDLE	JOG	PLAY	EDIT	
	3CN-7	3CN-28	3CN-17	3CN-6	3CN-27	3CN-16	3CN-5	3CN-26	
	PGSL4	PGSL3	PGSL2	PGSL1	MFIN	G34F	SBLK	PGST	
#4201	3CN-31	3CN-20	3CN-9	3CN-30	3CN-19	3CN-8	3CN-29	3CN-18	
#4202	· .	SVON	ESP6	ESP5	INC8/9	-INC	+INC	ERS	
	3CN-34	3CN-12	3CN-33	3CN-22	3CN-11	3CN-32	3CN-21	3CN-10	

Table 13.3 Standard Input Signals

(2) Extended input

Table	13.4	Extended Input	· .

Bit	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
				-	-		1		
#4210	10CN-7	10CN-28	10CN-17	10CN-6	10CN-27	10CN-16	10CN-5	10CN-26	
#4211	10CN-31	10CN-20	10CN-9	10CN-30	10CN-19	10CN-8	10CN-29	10CN-18	
#4212				•					
	10CN-34	10CN-12	10CN-33	10CN-22	10CN-11	10CN-32	10CN-21	10CN-10	

13.4 BUILT-IN SEQUENCER OUTPUT SIGNALS

(1) Standard input signals (standard assignment)

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4300	EPALM	G34	OFM	OFR	INCD	STL	SALM	MRDY	
	4CN-7	4CN-28	4CN-17	4CN-6	4CN-27	4CN-16	4CN-5	4CN-26	
#4301	M57	M56	M55	M54	M53	M52	M51	M50	
# +00 1	4CN-31	4CN-20	4CN-9	4CN-30	4CN-19	4CN-8	4CN-29	4CN-18	
#4302	BALM	M30	PSW4	PSW3	PSW2	PSW1	CLD	M58	
	4CN-34	4CN-12	4CN-33	4CN-22	4CN-11	4CN-32	4CN-21	4CN-10	

Table 13.5 Standard Input Signals

(2) Extended input

Bit Address	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
#4310								· ·	
	11CN-7	11CN-28	11CN-17	11CN-6	11CN-27	11CN-16	11CN-5	11CN-26	
#4311									
	11CN-31	11CN-20	11CN-9	11CN-30	11CN-19	11CN-8	11CN-29	11CN-18	
#4312									
	11CN-34	11CN-12	11CN-33	11CN-22	11CN-11	11CN-32	11CN-21	11CN-10	•

Table 13.6 Extended Input

13.5 TIMER AND COUNTER LIST

13.5.1 Timer Assignment Table

Timer	Address	Application	Timer	Address	Application	Timer	Address	Application
	#5600			#5640			#5680	. *
	1			41			81	
	2			42			82	-
	3			43			83	
	4	<u> </u>	50 ms	44	,	1 s	84	
	5	<u> </u>	timers	45		timers	85	
	6			46			86	
	7	<u> </u>		47			87	
	8			48	<u></u>		88	
8 ms	9	······································		49			89	· ·
timers				#5650			#5690	
	11	· · · · · · · · · · · · · · · · · · ·		51	······································		91	
	12			52			92 ·	
	12			53			93	
				54		1 min	94	
	14 15	· · · · · · · · · · · · · · · · · · ·		55		timers		
		· · · · · · · · · · · · · · · · · · ·		56			96	
	16			57			97	
	17			58			98	
	18						99	
	19			59	·		55	<u></u>
	#5620			#5660				
	. 21	······		61				
	22			62				
	23			63				
	24		100 ms					
	25		timers					
	26			66				
	27			67				
	28			68				
50 ms	29			69				
timers				#5670				
	. 31			71				
	32			72				
	33			73				
	34			74				
	35			75				
	36			76				
	37			77				
	38	· · · ·		78				
	39			79	•			
	39	L		1	.1			

Table 13.7 Timer Assignment Table

13.5.2 Counter Assignment Table

Address	Application
#5700	
1	
2	· · · · · · · · · · · · · · · · · · ·
3	
4	
5	
6	
7	
- 8	
9	
#5710	
11	· · · · · · · · · · · · · · · · · · ·
12	
13	
14	
15	
16	· · · · · · · · · · · · · · · · · · ·
17	······
18	
19	
#5720	
21	
22 23	
23	
25 26	
20	
28	· · · · · · · · · · · · · · · · · · ·
20	
#5730	
31	
32	
33	
34	
35	
36	
37	
38	· ·
39	
L	

Table 1	13.8	Counter	Assignment	Table
---------	------	---------	------------	-------

Address	Application
#5740	
41	
42	· · · · · · · · · · · · · · · · · · ·
43	
44	
45	
46	
40	
48	· · ·
40	
#5750	······································
51	· · · · · · · · · · · · · · · · · · ·
52	
53	
53	
55	
56	· · · · · · · · · · · · · · · · · · ·
57	
	· · · · · · · · · · · · · · · · · · ·
58	
59	
#5760	
61	······
62	· · · ·
63	
64	· · · · · · · · · · · · · · · · · · ·
65	· · · · · · · · · · · · · · · · · · ·
66	
67	
68	
69	
#5770	· · · · · · · · · · · · · · · · · · ·
71	·
72	
73	
74	
75	
76	
77	
78	
79	

Address	Application
#5780	
81	
82	
83	
84	
85	
86	
87	
88	
89	
#5790	
91	-
92	
93	
94	
95	
96	· · · · · · · · · · · · · · · · · · ·
97	
98	
99	

13.6 I/O SIGNAL SPECIFICATIONS

Tehle	13.9	170	Signal	Specifications
lable	13.9	1/0	orginar	operincations

No.	Item	Contents				
1	I/O Signal Specifications	Input signal circuit : 24 VDC, 5 mA at ON, 1 µ A or less at OFF Output signal circuit : 0 V common, 24 V, common switchable Input signal minimum continuous time : 35 msec Recommended input signal contact : Ratings 30 V, 20 mA class Chattering 5 msec or less				
		Chattering 5 msec of less				
			Motionpack FD			
		10CN				
		IN30 (#42100)				
		IN31 (#42101)				
		IN32 (#42102)				
		IN33 (#42103)				
		IN34 (#42104)6				
		IN35 (#42105)				
		IN36 (#42106)				
		IN37 (#42107)7				
		IN40 (#42110)				
		IN41 (#42111) — -29				
		IN42 (#42112) ——————————————————————————————————				
		IN43 (#42113) — -19				
2	Extensive I/O Signals	IN44 (#42114)				
		IN45 (#42115) — -9				
		IN46 (#42116) -20				
		IN47 (#42117) — -31				
		IN50 (#42120)				
		IN51 (#42121) -21				
		IN52 (#42122)				
		IN53 (#42123) — — — — — — — — — — — — — — — — — — —				
		IN54 (#42124) -22				
		IN55 (#42125)				
		IN56 (#42126)				
		IN57 (#42127)				
		COMMON1, -2	2, -3, -13, -14,			
		CABLE -23, -	-24, -25			
		(024V OR 24 V)				




Table 13.9 I/O Signal Specifications (Cont'd)

13.6 I/O SIGNAL SPECIFICATIONS (Cont'd)

No.	Item	Contents Output signal capacity : 24 VDC 50 mA or less Output circuit type : No-contact output			
5	Output Signal Specifications				
5					

Table 13.9 I/O Signal Specifications (Cont'd)





Table 13.9 I/O Signal Specifications (Cont'd)

14. DIMENSIONS in mm (in inches)

Extension System 1 (CMPR-FD05 to 30B1A)



APPENDIX

This section describes the programs to load/save the ladder programs of the Motionpack FD model 1 built-in sequencer, using the personal computer PC-9801 (NEC) RS-232C port.

A-1 ENVIRONMENT

- (1) Personal computer PC-9801 (NEC) RS-232C port used
- (2) Software (provided by users)

OS: MS-DOS Utility: MASM. EXE LINK. EXE EXE2BIN. EXE

(3) Software (made by YASKAWA)


Source	file:	SND.	ASM
		RCV1.	ASM
		RCV2.	ASM

Execution file: SND. COM RCV1. COM RCV2. COM


NOTE: It is necessary to specify the file (CONFIG. SYS) as "DEVICE = (PASS SPEC.) RSDRV. SYS" when version 3 or above of MS-DOS is used.

A-2 OPERATION PROCEDURES

(1) Original ladder file down-load (PC-9801 + Motionpack FD)




(2) List format file up-load (Motionpack FD + PC-9801)



: Receiving, file creation start

Note : Created files have a prefix "XPR" and a suffix "end". Therefore, when this file is written in to the Motionpack FD, delete the above "XPR" and "end" and add "ORG" to the line next to "%".

(3) Intel hexagon file up-load



: Receiving, file creation start

Note: Created files have a prefix "XPC" and a suffix "end". Therefore, when this file is written in to the Motionpack FD, delete the above "XPC" and "end" and add "ORG" to the line next to "%".

(4) Others

Depress [ESC] key to return to the MS-DOS.


A-3 CONNECTION WITH PERSONAL COMPUTER

Either 5CN or 6CN of the Motionpack FD is used to connect with the personal computer.

After the power supply is turned on, either 5CN or 6CN that has received a transmission request first opens the port to enable the Motionpack to transmit with the personal computer.


When the power supply is turned on with the exclusive-use programmer connected to 5CN, 5CN is ready to be used. This is because the exclusive-use programmer sends a transmission request automatically after the power supply is turned on. Therefore, when the status where the programmer is used is switched to the personal computer, it is convenient to connect it using 5CN.

- (1) Connection diagrams
- (a) When 5CN is used



NOTE: Cable length between the PC-9801 and Motionpack must be 1 m or less.

(b) When 6CN is used



(2) Transmission conditions

Set the personal computer transmission conditions as shown below:

• Transmission speed: 9600 bps

• Bit length: 8 bits

• Stop bit: 1 bit

• Parity: Provided, even-number parity

• XON/OFF control: Provided

• Shift control: Not provided

• Transmission port: RS-232C port

A-4 PERSONAL PROGRAM LIST

The program list is shown below:

A-4 PERSONAL PROGRAM LIST (Cont'd)

;-----; SND_FILE . . : Copyright (c) 1991 by YASKAWA : : : EQU ODH CR 0 A H :Hacros------; DISPLAY_CHAR MACRO CHARACTOR NOV DL. CHARACTOR AH. 02H MOV 21H INT -ENDM CHECK_KBD_STATUS MACRO HOV DL. OFFH MOV AH. 06H 21H INT ENDM CHECK_RECEIVE_NUM MACRO PUSH DS AX.RS232C_BIOS_SEGMENT_BASE NOV DS. AX AH, 04H RS232C_BIOS_INT_NUM MOV MOV INT DS POP ENDM RECEIVE_RS232C MACRO PUSH DS HOV AX, RS232C_BIOS_SEGMENT_BASE HOV MOV DS. AX AH, 02H MOV RS232C_BIOS_INT_NUM INT DS POP ENDM TRANSMIT_RS232C MACRO CHAR PUSH DS PUSH ΑX AX, RS232C_BIOS_SEGMENT_BASE MOV MOV DS.AX POP ΑX MOV CL. CHAR MOV AH. OÌH INT RS232C_BIOS_INT_NUM POP DS ENDN ;Main Program------; ;-----; CODE SEGNENT ASSUME CS:CODE. DS:CODE ORG 80H 128 DUP (?) CMDLN DB 100H ORG MAIN:

NOV BL. BYTE PTR CMDLN+0 TEST BL. BL JNZ. FILE_SND JMP ERROR FILE_SND: XOR BH. BH BX. OFFSET CHDLN-ADD NOV BYTE PTR [BX+1].00 MOV AH. 3DH NOV DX. OFFSET CHDLN+2 HOV AL, 00 INT 21H JNC HDL_GET JMP ERROR2 HDL_GET: MOV WORD PTR FHDL. AX MOV AX. OFFSET CMD_CHAR MOV WORD PTR RP, AX INIT_RS232C_PO CALL COM_START: check_receive_num CNP CX. 0 JNE RECEIVE_MOTION TRANSMIT_NOTION JMP **RECEIVE_MOTION:** LP01: PUSH CX receive_rs232c display_char AL POP СХ LOOP LP01 CON_START JMP TRANSHIT_MOTION: check_kbd_status CHP AL. OH JNE EXIST_KEY_INPUT SEND_FILE_CHAR: TEST BYTE PTR F_SND_FLG, OFFH JNZ COM_START NOV BX. WORD PTR RP MOV AL. BYTE PTR [BX] CMP AL. 00 JE SEND_FILE_CHAR2 INC WORD PTR RP JMP SNDOUT SEND_FILE_CHAR2: NÖV BX, WORD PTR FHDL NOV AH. 3FH NOV DX. OFFSET BUF NOV CX.01 INT 21 H CMP AX.00 JE

READEND

A-4 PERSONAL PROGRAM LIST (Cont'd)

· · ·	NOV	AL.BYTE PTR BUF
		AL.FILE_END READEND
	JMP	SNDOUT
CYICT KE	Y_INPUT:	
EXIST_NE	CMP JE	AL. IBH EXIT
	CMP JE	AL.'Q' EXIT
	CMP JE	AL.'q' EXIT
		AL.'¥' Com_start
	мом	FILE_CLOSE Byte ptr f_SND_FLG.0FFH
SNDOUT:		AL.03H L_rs232c AL COM_START
READEND		
READEND	CALL	FILE_CLOSE BYTE PTR F_SND_FLG.OFFH COM_START
ERROR:		DX.OFFSET ERRORMSG Errout
ERROR2:	MOV	DX. OFFSET ERRORNSG2
ERROUT:	HOV	AH. 09
EXIT:		21H FILE_CLOSE
		AH. 4CH 21H
Procedu	ures	
INIT_RS:		PROC NEAR
	PUSH MOV	DS AX.RS232C_BIOS_SEGMENT_BASE
	MOV	DS. AX
	NOV NOV	BX.0068H Byte ptr ds:[bx].01111101B
	NOV	BYTE PTR DS:[BX+1].00001000B
	ŇOV	AH. 0
		RS232C_BIOS_INT_NUM
	POP Ret	DS
INIT_RS	232C_P0	ENDP
FILE_CL		PROC NEAR
	T E S T J N Z	BYTE PTR F_SND_FLG, OFFH FC_EXIT
	MOV	AH. 3EH
	NOV INT	BX.WORD PTR FHDL 21H
	NOV	BYTE PTR F_SND_FLG. 0FFH

FILE_C	LOSE	ENDP				
BUF		DB	.0			
HDL		DW	?	· · ·		
F_SND_	FLG	DB	0			
ERRORM.	SG	DB	CR.LF. F	ile not	found.".	CR. IF 's'
ERRORM	SG2	DB	CR.LF. F	ile open	err ". C	RIF'S'
RP		DW	?			
CHD_CH	A R	DB	Х. Р	W. CR. 00		
CODE	ENDS					
	END	MAIN				

A-4 PERSONAL PROGRAM LIST (Cont'd)

;-----; RCVI_FILE : : Copyright (c) 1991 by YASKAWA : :Constants------_____
 CR
 EQU
 ODH

 LF
 EQU
 OAH

 RS232C_BIOS_SEGMENT_BASE
 EQU
 O6OH

 RS232C_BIOS_INT_NUM
 EQU
 019H
 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ : - -MACRO FILE_WRITE MOV AH. 40H BX, WORD PTR FHDL MOV DX. OFFSET BUF MOV CX.01 21H NOV INT ENDM DISPLAY_CHAR MACRO CHARACTOR DL. CHARACTOR NOV AH. 02H NOV INT 21H ENDM CHECK_KBD_STATUS MACRO HOV DL. OFFH AH. 06H 21H NOV INT ENDM CHECK_RECEIVE_NUM NACRO PUSH DS AX, RS232C_BIOS_SEGMENT_BASE NON DS. AX AH. 04H RS232C_BIOS_INT_NUM NOV MOV INT POP DS ENDM RECEIVE_RS232C MACRO PUSH DS AX, RS232C_BIOS_SEGMENT_BASE NOV MOV DS.AX AH. 02H MOV INT RS232C_BIOS_INT_NUM POP DS ENDM TRANSHIT_RS232C HACRO CHAR PUSH DS PUSH AX AX.RS232C_BIOS_SEGMENT_BASE NOV MOV DS.AX A.X POP CL. CHAR MOV AH. 01H MOV RS232C_BIOS_INT_NUM INT POP DS ENDM ;-----;-----CODE SEGNENT ASSUNE CS:CODE.DS:CODE

ORG 80H CHDLN DB 128 DUP (?) ORG 100H MAIN: MOV BL. BYTE PTR CMDLN+0 TEST BL.BL FILE_RCV JNZ JMP. ERROR FILE_RCV: XOR BH, BH ADD BX. OFFSET CHDLN MOV BYTE PTR [BX+1].00 MOV AH. 3CH MOV DX. OFFSET CHDLN+2 HOV CX.00 INT 21H JNC HDL_GET JNP ERROR2 HDL_GET: MOV WORD PTR FHDL.AX MOV AX. OFFSET CHD_CHAR NOV WORD PTR RP. AX INIT_RS232C_PO CALL CON_START: check_receive_num CX. 0 CMP JNE RECEIVE_MOTION JMP TRANSMIT_MOTION RECEIVE_MOTION: LP01: PUSH СХ receive_rs232c NOV BYTE PTR BUF.AL file_write display_char BUF POP СХ LOOP LP01 JMP COM_START TRANSHIT_MOTION: check_kbd_status CMP AL.00 JNE EXIST_KEY_INPUT HOV BX. WORD PTR RP MOV AL. BYTE PTR [BX] AL. 00 CMP JE COM_START INC WORD PTR RP JMP SNDDAT EXIST_KEY_INPUT: CMP AL, IBH JE EXIT CMP AL. 'Q' JE. EXIT

A-4 PERSONAL PROGRAM LIST (Cont'd)

AL. q' CMP JE EXIT СМР AL. 'Y' CON_START JNE CALL FILE_CLOSE AL. 03H MOV SNDDAT: transmit_rs232c AL COM_START JMP ERROR: NOV DX. OFFSET ERRORMSG ERROUT JMP ERROR2: MOV DX. OFFSET ERRORMSG2 ERROUT: MOV AH. 09 INT 21H JMP EXI EXIT: CALL FILE_CLOSE NOV AL. 03 transmit_rs232c AL EX1: MOV AH. 4CH INT 2.1 H :Procedures-----______ INIT_RS232C_PO PROC NEAR PUSH DS AX. RS232C_BIOS_SEGMENT_BASE MOV MOV DS.AX NOV BX.0068H BYTE PTR DS:[BX].01111101B MOV BYTE PTR DS:[BX+1].00001000B MOV NOV AH. 0 RS232C_BIOS_INT_NUM INT POP DS RET INIT_RS232C_P0 ENDP FILE_CLOSE PROC NEAR BYTE PTR F_MAK_FLG. OFFH TEST JNZ FC_EXIT NOV BYTE PTR BUF. 1AH file_write NOV AH. 3EH HOV BX. WORD PTR FHDL INT 21 H NOV BYTE PTR F_NAK_FLG, OFFH FC_EXIT: RET ENDP FILE_CLOSE BUF 0 DB ? FHDL DW F_MAK_FLG ÐB 0 CR.LF." File not found.".CR.LF.'\$' CR.LF." File open err.".CR.LF.'\$' ERRORMSG DB DB ERRORMSG2 RP DW 'X', 'P', 'R', CR, 00 CMD_CHAR DB ENDS CODE END MAIN

:-----; ; RCV2_FILE Copyright (c) 1991 by YASKAWA ; . :---:Constants------CR EQU ODH LF EQU OAH EQU RS232C_BIOS_SEGNENT_BASE 060H 019H RS232C_BIOS_INT_NUM :----FILE_WRITE MACRO HOV AH, 40H MOV BX. WORD PTR FHDL HOV DX, OFFSET BUF NOV CX.01 INT 21H ENDM DISPLAY_CHAR MACRO CHARACTOR NOV DL. CHARACTOR MOV AH. 02H INT 21H ENDM CHECK_KBD_STATUS MACRO MOV DL. OFFH NOV AH. 06H INT 21H ENDM CHECK_RECEIVE_NUM MACRO PUSH DS NOV AX. RS232C_BIOS_SEGNENT_BASE MOV DS.AX NON AH, 04H INT RS232C_BIOS_INT_NUM POP DS ENDM RECEIVE_RS232C MACRO PUSH DS NOV AX. RS232C_BIOS_SEGMENT_BASE MOV DS, AX MOV AH. 02H INT RS232C_BIOS_INT_NUM POP DS ENDM TRANSHIT_RS232C HACRO CHAR PUSH DS PUSH AX AX. RS232C_BIOS_SEGNENT_BASE NON NON DS.AX POP ΑX NOV CL. CHAR HOV AH, 01H INT RS232C_BIOS_INT_NUM POP DS ENDM -----:----CODE SEGMENT ASSUME CS:CODE.DS:CODE

A-4 PERSONAL PROGRAM LIST (Cont'd)

CHDLN	ORG DB	80H 128 DUP (?)
M A 7 N	ORG	100H
MAIN:	HOV TEST JNZ	BL.BYTE PTR CMDLN+0 BL.BL FILE_RCV
	JMP	ERROR
FILE_RCV	XOR ADD HOV	BH.BH BX.OFFSET CMDLN BYTE PTR [BX+1].00
	MOV MOV INT	AH. 3CH DX. OFFSET CMDLN+2 CX. 00 21H HDL_GET
		ERROR2
HDL_GET:		WORD PTR FHDL, AX
		AX. OFFSET CMD_CHAR WORD PTR RP, AX INIT_RS232C_P0
COM_STAR	т.	
_	⁄check_re CMP JNE	ceive_num CX.0 RECEIVE_NOTION TRANSHIT_MOTION
RECEIVE_		
	LPO1: PUSH receive_ MOV file_wri display_ POP LOOP	BYTE PTR BUF, AL te char BUF
TRANSMIT	_HOTION:	
	H O V H O V C M P	BX.WORD PTR RP AL.BYTE PTR [BX] AL.OO COM_START
	INC JMP	WORD PTR RP SNDDAT
EXIST_KE	EY_INPUT:	
	CMP JE	AL.IBH EXIT
	C N P J E	AL.'Q' EXIT
		- 100 -

CMP AL. 'q' EXIT JE AL. ' ¥ ' СМР JNE CON_START CALL FILE_CLOSE NOV AL. 03H SNDDAT: transmit_rs232c AL COM_START JMP ERROR: MOV DX. OFFSET ERRORMSG ERROUT JMP ERROR2: MOV DX. OFFSET ERRORMSG2 AH. 09 ERROUT: MOV INT 21 H JMP EXI EXIT: CALL FILE_CLOSE MOV AL.03 transmit_rs232c AL MOV EX1: AH. 4CH INT 21 H :Procedures-----INIT_RS232C_PO PROC NEAR PUSH DS MOV AX. RS232C_BIOS_SEGMENT_BASE MOV DS.AX MOV BX.0068H MOV BYTE PTR DS:[BX],01111101B MOV BYTE PTR DS:[BX+1],00001000B MOV AH. 0 INT RS232C_BIOS_INT_NUM POP DS RET INIT_RS232C_P0 ENDP FILE_CLOSE PROC. NEAR BYTE PTR F_MAK_FLG. OFFH TEST JNZ FC_EXIT MOV BYTE PTR BUF, 1AH file_write HOV-AH. 3EH MOV BX. WORD PTR FHDL INT 21H BYTE PTR F_MAK_FLG. OFFH MOV FC_EXIT: RET FILE_CLOSE ENDP BUF 0 DB FHDL ? DW F_MAK_FLG DB 0 CR.LF." File not found.".CR.LF.'\$' CR.LF." File open err.".CR.LF.'\$' ERRORMSG DB ERRORMSG2 DB RP DW CMD_CHAR 'X', 'P', 'C', CR, 00 DB CODE ENDS END MAIN

Motionpack FD Model 1 **DESCRIPTIVE INFORMATION**

TOKYO OFFICE

New Pier Takeshiba South Tower, 1-16-1, Kaigan, Minatoku, Tokyo 105-6891 Japan Phone 81-3-5402-4511 Fax 81-3-5402-4580

YASKAWA ELECTRIC AMERICA, INC. 2121 Norman Drive South, Waukegan, IL 60085, U.S.A. Phone 1-847-887-7000 Fax 1-847-887-7370

MOTOMAN INC. HEADQUARTERS 805 Liberty Lane West Carrollton, OH 45449, U.S.A Phone 1-937-847-6200 Fax 1-937-847-6277

YASKAWA ELÉTRICO DO BRASIL COMÉRCIO LTDA. Avenida Fagundes Filho, 620 Bairro Saude-Sao Pãulo-SP, Brazil CEP: 04304-000 Phone 55-11-5071-2552 Fax 55-11-5581-8795

YASKAWA ELECTRIC EUROPE GmbH Am Kronberger Hang 2, 65824 Schwalbach, Germany Phone 49-6196-569-300 Fax 49-6196-888-301

Motoman Robotics Europe AB Box 504 S38525 Torsas, Sweet Phone 46-486-48800 Fax 46-486-41410

Motoman Robotec GmbH Kammerfeldstraße 1, 85391 Allershausen, Germany Phone 49-8166-900 Fax 49-8166-9039

YASKAWA ELECTRIC UK LTD. 1 Hunt Hill Orchardton Woods Cumbernauld, G68 9LF. United Kingdom Phone 44-1236-735000 Fax 44-1236-458182

YASKAWA ELECTRIC KOREA CORPORATION Kfpa Bldg #1201, 35-4 Youido-dong, Yeongdungpo-Ku, Seoul 150-010, Korea Phone 82-2-784-7844 Fax 82-2-784-8495

YASKAWA ELECTRIC (SINGAPORE) PTE. LTD. 151 Lorong Chuan, #04-01, New Tech Park Singapore 556741, Singapore Phone 65-282-3003 Fax 65-289-3003

YASKAWA ELECTRIC (SHANGHAI) CO., LTD. te Zone, Pudong New Area, Shanghai 200131, China 4F No.18 Aona Road, Waigaogiao Free Tra Phone 86-21-5866-3470 Fax 86-21-5866-3869

YATEC ENGINEERING CORPORATION Shen Hsiang Tang Sung Chiang Building 10F 146 Sung Chiang Road, Taipei, Taiwan Phone 886-2-2563-0010 Fax 886-2-2567-4677

YASKAWA ELECTRIC (HK) COMPANY LIMITED Rm. 2909-10, Hong Kong Plaza, 186-191 Connaught Road West, Hong Kong Phone 852-2803-2385 Fax 852-2547-5773

BEIJING OFFICE Room No. 301 Office Building of Beijing International Club, 21 Jianguomenwai Avenue, Beijing 100020, China Phone 86-10-6532-1850 Fax 86-10-6532-1851

TAIPEI OFFICE Shen Hsiang Tang Sung Chiang Building 10F 146 Sung Chiang Road, Taipei, Taiwan Phone 886-2-2563-0010 Fax 886-2-2567-4677

SHANGHAI YASKAWA-TONGJI M & E CO., LTD. 27 Hui He Road Shanghai China 200437 Phone 86-21-6531-4242 Fax 86-21-6553-6060

BEIJING YASKAWA BEIKE AUTOMATION ENGINEERING CO., LTD. 30 Xue Yuan Road, Haidian, Beijing P.R. China Post Code: 100083 Phone 86-10-6233-2782 Fax 86-10-6232-1536

SHOUGANG MOTOMAN ROBOT CO., LTD. 7, Yongchang-North Street, Beijing Economic Technological Investment & Development Area, Beijing 100076, P.R. China Phone 86-10-6788-0551 Fax 86-10-6788-2878



YASKAWA ELECTRIC CORPORATION

Specifications are subject to change without notice for ongoing product modifications and improvements.

SIE-C883-1.2 © Printed in Japan September 1999 91-11-6.6 🔇 99-7(3) 590-206